

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Make correction to vendor part number. - TVN	03-02-06	Thomas M. Hess
B	Update boilerplate paragraphs to current requirements. - PHN	09-02-17	Charles F. Saffle
C	Update boilerplate to current MIL-PRF-38535 requirements. - PHN	15-07-28	Thomas M. Hess
D	Update boilerplate paragraphs to current VID description requirements. - PHN	22-04-26	Muhammad A. Akbar



**CURRENT DESIGN ACTIVITY CAGE CODE 16236
HAS CHANGED NAMES TO:
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990**

Prepared in accordance with ASME Y14.24

Vendor Item Drawing

Revision Status of Sheets

REV																						
SHEET																						
REV	D	D	D	D	D	D	D	D	D	D	D	D	D	D								
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14								

PMIC N/A

Original date of drawing

YY MM DD

02-12-18

PREPARED BY

Thanh V. Nguyen

CHECKED BY

Thanh V. Nguyen

APPROVED BY

Thomas M. Hess

SIZE

A

CAGE CODE

16236

REV D

Thanh

TITLE

MICROCIRCUIT, DIGITAL, HIGH SPEED CMOS,
ANALOG MULTIPLEXER/DEMULTIPLEXER,
MONOLITHIC SILICON

DWG NO.

V62/03606

PAGE 1 OF 14

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance analog multiplexer/demultiplexer microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/03606</u>	-	<u>01</u>	<u>X</u>	<u>E</u>
Drawing number		Device type (see 1.2.1)	Case outline (see 1.2.2)	Lead finish (see 1.2.3)

1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	74HC4051-EP	Analog multiplexer/demultiplexer

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	16	MS-012	Plastic small-outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 2

1.3 Absolute maximum ratings. 1/

Supply voltage range ($V_{CC} - V_{EE}$).....	-0.5 V to 10.5 V 2/
Supply voltage range (V_{CC}).....	-0.5 V to 7.0 V
Supply voltage range (V_{EE}).....	+0.5 V to -7.0 V
Input clamp current (I_{IK}) ($V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V).....	± 20 mA
Output clamp current (I_{OK}) ($V_O < V_{EE} - 0.5$ V or $V_O > V_{CC} + 0.5$ V).....	± 20 mA
Switch current ($V_I > V_{EE} - 0.5$ V or $V_I < V_{CC} + 0.5$ V).....	± 25 mA
Continuous current through V_{CC} or GND.....	± 50 mA
V_{EE} current (I_{EE}).....	-20 mA
Storage temperature range (T_{STG}).....	-65°C to 150°C
Maximum junction temperature (T_J).....	150°C
Lead temperature (during soldering):	
At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max.....	300°C
Package thermal impedance (θ_{JA}): 3/	
X package	73°C/W

1.4 Recommended operating conditions. 4/ 5/

Supply voltage range (V_{CC}).....	2.0 V to 6.0 V 6/
Supply voltage range ($V_{CC} - V_{EE}$) (See figure 1).....	2.0 V to 10.0 V
Supply voltage range (V_{EE}) (See figure 1).....	0.0 V to -6.0 V 6/
Input control voltage range (V_I).....	0.0 V to V_{CC}
Analog switch I/O voltage range (V_{IS}).....	V_{EE} to V_{CC}
Minimum high level input voltage (V_{IH}):	
$V_{CC} = 2.0$ V.....	1.5 V
$V_{CC} = 4.5$ V.....	3.15 V
$V_{CC} = 6.0$ V.....	4.20 V
Maximum low level input voltage (V_{IL}):	
$V_{CC} = 2.0$ V.....	0.5 V
$V_{CC} = 4.5$ V.....	1.35 V
$V_{CC} = 6.0$ V.....	1.80 V
Minimum input transition rise or fall time (t_i):	
$V_{CC} = 2.0$ V, 4.5 V, and 6.0 V.....	0.0 ns
Maximum input transition rise or fall time (t_i):	
$V_{CC} = 2.0$ V.....	1000 ns
$V_{CC} = 4.5$ V.....	500 ns
$V_{CC} = 6.0$ V.....	400 ns
Operating free-air temperature range (T_A).....	-55°C to +125°C

- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2/ All voltage referenced to GND unless otherwise specified.
- 3/ The package thermal impedance is calculated in accordance with JESD 51-7.
- 4/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.
- 5/ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.
- 6/ In certain applications, the external load resistor current may include both V_{CC} and signal-line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6 V (calculated from r_{ON} values shown in table I, herein). No V_{CC} current flows through R_L if the switch current flows into the COM OUT/IN A terminal.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 3




FIGURE 1. Recommended operating area as a function of supply voltages.

2. APPLICABLE DOCUMENTS

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

- JEP95 – Registered and Standard Outlines for Semiconductor Devices
- JESD51-7 – High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

(Copies of these documents are available online at <https://www.jedec.org>).

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline(s). The case outline(s) shall be as shown in 1.2.2 and figure 2.

3.5.2 Truth table. The truth table shall be as shown in figure 3.

3.5.3 Logic diagram. The logic diagram shall be as shown in figure 4.

3.5.4 Terminal connections. The terminal connections shall be as shown in figure 5.

3.5.5 Test circuits and timing waveforms. The tests circuits and timing waveforms shall be as shown in figure 6.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions	V _{EE}	V _{CC}	Temperature, T _A	Device type	Limits		Unit
							Min	Max	
ON resistance	r _{ON}	V _{IS} = V _{CC} or V _{EE} I _O = 1 mA V _I = V _{IH} or V _{IL} 2/ See figure 7	0.0 V	4.5 V	25°C	All		160	Ω
					-55°C to 125°C			240	
			0.0 V	6.0 V	25°C			140	
					-55°C to 125°C			210	
			-4.5 V	4.5 V	25°C			120	
					-55°C to 125°C			180	
		V _{IS} = V _{CC} to V _{EE} I _O = 1 mA V _I = V _{IH} or V _{IL} 2/ See figure 7	0.0 V	4.5 V	25°C			180	
					-55°C to 125°C			270	
			0.0 V	6.0 V	25°C			160	
					-55°C to 125°C			240	
			-4.5 V	4.5 V	25°C			130	
					-55°C to 125°C			195	
Maximum ON resistance	Δr _{ON}	Between any two channels	0.0 V	4.5 V	25°C	All	10 typical		Ω
			0.0 V	6.0 V			8.5 typical		
			-4.5 V	4.5 V			5 typical		
Switch ON/OFF leakage current	I _{IZ}	For switch OFF: When V _{IS} = V _{CC} , V _{OS} = V _{EE} ; When V _{IS} = V _{EE} , V _{OS} = V _{CC} For switch ON: All applicable combinations of V _{IS} and V _{OS} voltage levels V _I = V _{IH} or V _{IL} 2/	0.0 V	6.0 V	25°C	All		±0.2	μA
					-55°C to 125°C			±2.0	
			-5.0 V	5.0 V	25°C			±0.4	
					-55°C to 125°C			±4.0	
Control input leakage current	I _{IL}	V _I = V _{CC} or GND	0.0 V	6.0 V	25°C	All		±0.1	μA
					-55°C to 125°C			±1.0	

See footnotes ant end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 5

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V _{EE}	V _{CC}	Temperature, T _A	Device type	Lim its		Unit
							Min	Max	
Quiescent supply current	I _{CC}	V _I = V _{CC} or GND I _O = 0 A When V _{IS} = V _{EE} , V _{OS} = V _{CC}	0.0 V	6.0 V	25°C	All		8	μA
					-55°C to 125°C			160	
		V _I = V _{CC} or GND I _O = 0 A When V _{IS} = V _{CC} , V _{OS} = V _{EE}	-5.0 V	5.0 V	25°C			16	
					-55°C to 125°C			320	
Input control capacitance	C _I	C _L = 50 pF			25°C, -55°C to 125°C	All		10	pF
Power dissipation capacitance	C _{PD} <u>3/</u>	t _r = t _f = 6 ns		5.0 V	25°C	All	50 typical		pF
Propagation delay time, switch IN to OUT	t _{pd}	C _L = 15 pF See figure 6		5.0 V	25°C	All		4	ns
		C _L = 50 pF See figure 6	0.0 V	2.0 V	25°C			60	
					-55°C to 125°C			90	
			0.0 V	4.5 V	25°C			12	
					-55°C to 125°C			18	
			0.0 V	6.0 V	25°C			10	
					-55°C to 125°C			15	
			-4.5 V	4.5 V	25°C			8	
					-55°C to 125°C			12	
Propagation delay time, switch turn “ON” delay from S or $\bar{E}$ to switch output	t _{en}	C _L = 15 pF See figure 6		5.0 V	25°C	All		19	ns
		C _L = 50 pF See figure 6	0.0 V	2.0 V	25°C			225	
					-55°C to 125°C			340	
			0.0 V	4.5 V	25°C			45	
					-55°C to 125°C			68	
			0.0 V	6.0 V	25°C			38	
					-55°C to 125°C			57	
			-4.5 V	4.5 V	25°C			32	
					-55°C to 125°C			48	

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 6

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V _{EE}	V _{CC}	Temperature, T _A	Device type	Limits		Unit
							Min	Max	
Propagation delay time, switch turn “OFF” delay from S or $\bar{E}$ to switch output	t _{dis}	C _L = 15 pF See figure 6		5.0 V	25°C	All		19	ns
		C _L = 50 pF See figure 6	0.0 V	2.0 V	25°C			225	
					-55°C to 125°C			340	
			0.0 V	4.5 V	25°C			45	
					-55°C to 125°C			68	
			0.0 V	6.0 V	25°C			38	
					-55°C to 125°C			57	
			-4.5 V	4.5 V	25°C			32	
					-55°C to 125°C			48	

Analog channel characteristics

Switch input capacitance	C _{IN}				25°C	All	5 typical	pF
Common output capacitance	C _{COM}				25°C	All	25 typical	pF
Minimum switch Frequency response at -3 dB	f _{MAX} <u>4/</u> <u>5/</u>	See figures 6 and 7	-2.25 V	2.25 V	25°C	All	145 typical	MHz
			-4.5 V	4.5 V			180 typical	
Sine-wave distortion		See figure 6	-2.25 V	2.25 V	25°C	All	0.035 typical	%
			-4.5 V	4.5 V			0.018 typical	
S or $\bar{E}$ to switch feed-through noise	<u>5/</u> <u>6/</u>	See figure 6	-2.25 V	2.25 V	25°C	All	TBD	mV
			-4.5 V	4.5 V			TBD	
Switch “OFF” signal	<u>5/</u> <u>6/</u>	See figures 6 and 7	-2.25 V	2.25 V	25°C	All	-73 typical	dB
feed-through			-4.5 V	4.5 V			-75 typical	

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ The values to be used for V_{IH} and V_{IL} shall be the V_{IH} minimum and V_{IL} maximum values listed in section 1.4 herein.

3/ C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L + C_s) V_{CC}^2 f_o$$

Where f_o is output frequency; f_i is input frequency; C_L is output load capacitance; C_s is switch capacitance; and V_{CC} is supply voltage.


4/ Adjust input voltage to obtain 0 dBm at V_{OS} for f_{IN} = 1 MHz.

5/ V_{IS} is centered at (V_{CC} - V_{EE})/2.

6/ Adjust input for 0 dBm.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 7

Case X



Dimensions									
Symbol	Inches		Millimeters		Symbol	Inches		Millimeters	
	Min	Max	Min	Max		Min	Max	Min	Max
A		.069		1.75	E	.150	.157	3.81	4.00
A1	.004	.010	0.10	0.25	E1	.228	.244	5.80	6.20
b	.014	.020	0.35	0.51	e	.050	BSC	1.27	BSC
c	.008 NOM		0.20 NOM		L	.016	.044	0.40	1.12
D	.386	.394	9.80	10.00					

NOTES:

1. All linear dimensions are in inches (millimeters).
2. This case outline is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion, not to exceed .006 inches.
4. Fall within JEDEC MS-012.

FIGURE 2. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 8

Inputs				ON channel(s)
$\overline{E}$	S ₂	S ₁	S ₀	
L	L	L	L	A ₀
L	L	L	H	A ₁
L	L	H	L	A ₂
L	L	H	H	A ₃
L	H	L	L	A ₄
L	H	L	H	A ₅
L	H	H	L	A ₆
L	H	H	H	A ₇
H	X	X	X	None

H = High voltage level
L = Low voltage level
X = Don't care

FIGURE 3. Truth table.





FIGURE 4. Logic diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 9


Case outlines: X and Y

Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	CHANNEL I/O A ₄	9	ADDRESS SEL S ₂
2	CHANNEL I/O A ₆	10	ADDRESS SEL S ₁
3	COM OUT/IN A	11	ADDRESS SEL S ₀
4	CHANNEL I/O A ₇	12	CHANNEL I/O A ₃
5	CHANNEL I/O A ₅	13	CHANNEL I/O A ₀
6	$\bar{E}$	14	CHANNEL I/O A ₁
7	V _{EE}	15	CHANNEL I/O A ₂
8	GND	16	V _{CC}

FIGURE 5. Terminal connections.



FREQUENCY-RESPONSE TEST CIRCUIT



SINE-WAVE DISTORTION TEST CIRCUIT

FIGURE 6. Test circuits and timing waveforms.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 10








FIGURE 6. Test circuits and timing waveforms - Continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 11



PARAMETER		S1	S2
t_{en}	t_{PZH}	OPEN	CLOSED
	t_{PZL}	CLOSED	OPEN
t_{dis}	t_{PHZ}	OPEN	CLOSED
	t_{PLZ}	CLOSED	OPEN
t_{pd}		OPEN	OPEN




NOTES:


1. C_L includes probe and test-fixture capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
4. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
5. The outputs are measured one at a time with one input transition per measurement.
6. t_{PLZ} and t_{PHZ} are the same as t_{dis} ; t_{PZL} and t_{PZH} are the same as t_{en} ; t_{PLH} and t_{PHL} are the same as t_{pd} .

FIGURE 6. Test circuits and timing waveforms - Continued.


DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 12



TYPICAL ON RESISTANCE VS INPUT SIGNAL VOLTAGE



CHANNEL ON BANDWIDTH



CHANNEL OFF FEED THROUGH

FIGURE 7. Typical characteristics.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 13

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Vendor part number	Top side marking
V62/03606-01XE	01295	CD74HC4051MM96EP	HC4051DEP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.
Semiconductor Group
8505 Forest Lane
P.O. Box 660199
Dallas, TX 75243

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03606
		REV D	PAGE 14