


REVISIONS																			
LTR	DESCRIPTION									DATE (YR-MO-DA)					APPROVED				
A	Changes in accordance with NOR 5962-R041-92.									91-11-25					M. L. Poelking				
B	Changes in accordance with NOR 5962-R211-93.									93-08-13					M. L. Poelking				
C	Add device class level V. Update boilerplate throughout. - LTG									97-07-17					T. M. Hess				
D	Update boilerplate to MIL-PRF-38535 requirements. - LTG									01-06-14					Thomas M. Hess				
E	Update boilerplate to current MIL-PRF-38535 requirements. - CFS									07-06-11					Thomas M. Hess				
F	Add device type 02. Add case outline U for flat pack. Add footnote 1/ for pin grid array package to figure 2. Update radiation features in section 1.5 and SEP table IB. Update boilerplate paragraphs to current MIL-PRF-38535 requirements. - MAA									13-03-11					Thomas M. Hess				
G	Update boilerplate to current MIL-PRF-38535 requirements. - PHN									19-11-15					Muhammad A. Akbar				
H	Update CAGE code 65342 information. Update boilerplate to current MIL-PRF-38535 requirements. - DRH									24-12-03					Muhammad A. Akbar				
																			
REV																			
SHEET																			
REV	H	H	H	H	H	H	H	H	H										
SHEET	15	16	17	18	19	20	21	22	23										
REV STATUS				REV			H	H	H	H	H	H	H	H	H	H	H	H	H
OF SHEETS				SHEET			1	2	3	4	5	6	7	8	9	10	11	12	14
PMIC N/A				PREPARED BY Todd D. Creek						DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 https://www.dla.mil/LandandMaritime									
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A				CHECKED BY Ray Monnin															
				APPROVED BY Don Cool															
				DRAWING APPROVAL DATE 10 June 1988															
				REVISION LEVEL H						SIZE A	CAGE CODE 67268	5962-88628							
SHEET 1 OF 23																			

1. SCOPE


1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following examples.

For device class Q:



For device class Q or V:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	UT1553 BCRT	Bus controller remote terminal
02	UT1553 BCRTB/BCRT	Bus controller remote terminal

Note: Device type 01 is a radiation hardened die, while device type 02 is not a radiation hardened die.

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed below.

Device class	Device requirements documentation
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
T	CQCC1-F132	132	Unformed-lead chip carrier
X	CMGA15-P84	84	Pin grid array
Y	CQCC2-J84	84	"J" lead chip carrier
Z	CQCC1-N84	84	Square leadless chip carrier
U	See figure 1	84	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 2

1.3 Absolute maximum ratings. 1/

Supply voltage range.....	-0.3 V dc to +7.0 V dc
DC input/dc output voltage range	-0.3 V dc to (V _{CC}) +0.3 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P _D).....	300 mW 2/
Maximum junction temperature (T _J).....	+175°C
Thermal resistance, junction-to-case (θ _{JC}).....	See MIL-STD-1835
Latchup immunity (I _{LU}).....	±150 mA
Output short-circuit current (I _{OS}):	
A(0-15), D(0-15), DMAR, DMACK, STDINTL, and HPINT	100 mA
All other outputs	200 mA

1.4 Recommended operating conditions.

Supply voltage (V _{DD}).....	4.5 V dc to 5.5 V dc
Case operating temperature range (T _C).....	-55°C to +125°C

1.5 Radiation features.

For device type 01:

Maximum total dose available (Dose rate = 50 – 300 rad(Si)/s):	1 x Mrads (Si)
Single event phenomenon (SEP) :	
No SEU occurs at effective LET (see 4.4.4.5).....	≤ 55 MeV/(mg/cm ²) 3/
No SEL occurs at effective LET (see 4.4.4.5)	≤ 80 MeV/(mg/cm ²) 3/
Dose rate upset (20 ns pulse).....	4/
Dose rate latchup	4/
Dose rate survivability	4/
Neutron irradiated	1 X 10 ¹⁴ neutron/cm ² 3/

1.6 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012).....	86.5 percent
---	--------------

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Must withstand the added P_D due to short circuit test, e.g. I_{OS}.
- 3/ Limits are guaranteed by design or process but not production tested unless specified by the customer through the purchase order or contract.
- 4/ When characterized as a result of the procuring activities request, the condition will be specified.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 3

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://quicksearch.dla.mil/>).

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ASTM INTERNATIONAL(ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices

(Copies of this document is available online at <https://www.astm.org/>.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and as specified on figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.

3.2.4 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 4

3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.2.6 Irradiation test connections. The irradiation test connections shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 5

TABLE IA. Electrical performance characteristics.

Test	Symbol	Conditions <u>1/</u> 4.5 V ≤ V _{DD} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Low level input voltage, TTL inputs	V _{IL}		1, 2, 3	All		0.8	V
High level input voltage, TTL inputs <u>2/</u>	V _{IH}		1, 2, 3	01	2.0		V
				02	2.2		
Input leakage current, TTL inputs	I _{IN}	V _{IN} = V _{DD} or V _{SS}	1, 2, 3	All	-1	1	μA
Inputs with pull down resistors		M, D, P, L, R, F, G, H	1	01	-10	10	
		V _{IN} = V _{DD}	1, 2, 3	All	-1	1	
Inputs with pull-up resistors		M, D, P, L, R, F, G, H	1	01	-10	10	
		V _{IN} = V _{SS}	1, 2, 3	01	-550	-80	
				02	-900	-150	
	M, D, P, L, R, F, G, H		1	01	-900	-150	
Low level output voltage, TTL outputs	V _{OL}	I _{OL} = 3.2 mA	1, 2, 3	All		0.4	V
High level output voltage, TTL outputs <u>9/</u>	V _{OH}	I _{OH} = -400 μA	1, 2, 3	All	2.4		V
Three-state output leakage current TTL outputs	I _{OZ}	V _{OUT} = V _{DD} or V _{SS}	1, 2, 3	All	-10	10	μA
Short-circuit output current <u>3/ 4/</u>	I _{OS}	V _{DD} = 5.5 V, V _{OUT} = V _{DD}	1, 2, 3	All		100	mA
		V _{DD} = 5.5 V, V _{OUT} = 0 V	1, 2, 3	All	-100		
Quiescent current <u>5/</u>	Q _{IDD}		1, 2, 3	All		3	mA
Input capacitance <u>6/</u>	C _{IN}	See 4.4.1c	4	All		15	pF
Output capacitance <u>6/</u>	C _{OUT}		4	All		20	pF
Bidirect I/O capacitance <u>6/</u>	C _{IO}		4	All		25	pF
Functional test		See 4.4.1b	7, 8	All			
$\overline{\text{DMAG}}$ (L) to $\overline{\text{DMACK}}$ (L)	t _{PHL1}	See figure 3. <u>7/</u>	9, 10, 11	All	0	45	ns
$\overline{\text{MCLK}}$ (H) to $\overline{\text{RRD}}$ (L)	t _{IOHL1}		9, 10, 11	All	0	60	ns
$\overline{\text{RWR}}$ (L) to DATA valid <u>8/</u>	t _{OOZL1}		9, 10, 11	01	0	30	ns
				02	-5	30	
$\overline{\text{MCLK}}$ (H) to $\overline{\text{MCLKD2}}$ (H)	t _{PLH1}		9, 10, 11	All	0	40	ns
$\overline{\text{MCLK}}$ (H) to $\overline{\text{RWR}}$ (L)	t _{IOHL2}		9, 10, 11	All	0	60	ns

See footnotes at end of table.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
H

5962-88628

SHEET
6

TABLE IA. Electrical performance characteristics - Continued.

Test	Symbol	Conditions ^{1/} $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
$\overline{\text{RD}} + \overline{\text{CS}} \text{ (L) to DATA valid}$	t_{PHL2}		9, 10, 11	All	0	60	ns
$\overline{\text{RD}} \text{ (L) to } \overline{\text{RRD}} \text{ (L)}$	t_{PHL3}		9, 10, 11	All	0	30	ns
$\overline{\text{WR}} \text{ (L) to } \overline{\text{RWR}} \text{ (L)}$	t_{PHL4}		9, 10, 11	All	0	30	ns
$\overline{\text{MEMSCI}} \text{ (L) to } \overline{\text{MEMSCO}} \text{ (L)}$	t_{PHL5}		9, 10, 11	All	0	30	ns

- 1/ RHA devices supplied to this drawing are characterized at all levels M, D, L, R, F, G and H of irradiation. However, this device is only tested at the 'H' level. Pre and Post irradiation values are identical unless otherwise specified in Table IA. When performing post irradiation electrical measurements for any RHA level, $T_A = +25^{\circ}\text{C}$.
- 2/ Radiation hardened technology shall have a V_{IH} pre-irradiation of 2.2 V.
- 3/ Guaranteed to the limit specified in table I, if not tested.
- 4/ Not more than one output may be shorted at a time for a maximum duration of one second.
- 5/ All inputs with internal pull-ups should be left floating. All other inputs should be tied high or low.
- 6/ The capacitance measurements shall be made between the indicated terminal and ground at a frequency of 1 MHz at T_C of $+25^{\circ}\text{C}$. The dc bias of the measuring instrument shall $0 \pm 0.1\text{ V}$. The ac signal amplitude shall be less than 50 mV RMS.
- 7/ Switching tests are performed with $V_{IH} = V_{DD}$ and $V_{IL} = 0.0\text{ V}$ as input test conditions and output transition times are measured at 1.4 V.
- 8/ Timing is not valid for RT timer field of message status word. The timer value may update during a DMA memory write.
- 9/ Signals $\overline{\text{DMAR}}$, $\overline{\text{DMACK}}$, $\overline{\text{HPINT}}$, $\overline{\text{STDINTL}}$ are not tested for V_{OH} .

TABLE IB. SEP test limits. ^{1/} ^{2/} ^{3/}

Device type	Bias $V_{DD} = 4.5\text{ V}$		Bias $V_{DD} = 5.5\text{ V}$ for SEL test and no latch-up (SEL) at effective LET [MeV/(mg/cm ²)]
	Effective LET No upsets (SEU) [MeV/(mg/cm ²)]	Maximum device cross section (cm ²) (LET = 120)	
01	LET ≤ 55	$6.7 \times 10^{-5}\text{ cm}^2$	LET ≤ 80

NOTE: Devices that contain cross coupled resistance must be tested at the maximum rated T_A .

- 1/ For SEP test conditions, see 4.4.4.5 herein.
- 2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Worst case temperature $T_A = +125^{\circ}\text{C} \pm 10^{\circ}\text{C}$ for SEL and $T_A = +25^{\circ}\text{C} \pm 10^{\circ}\text{C}$ for SEU.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990


SIZE
A

REVISION LEVEL
H

5962-88628

SHEET
7

Case outline X



Symbol	Inches		Millimeters	
	Min	Max	Min	Max
A		0.115		2.920
A1	0.0785	0.095	1.995	2.410
b	0.016	0.020	0.410	0.510
e	0.010 BSC		2.54 BSC	
D/E	1.08	1.12	27.54	28.24
D1/E1	1.00 BSC		25.40 BSC	
D2/E2	0.673	0.687	17.09	17.45
L	0.124	0.130	3.14	3.46
L1	0.008 ref		0.20 ref	
Q	0.042	0.058	1.07	1.47

FIGURE 1. Case outline X (84 pin grid array).

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990


SIZE
A

REVISION LEVEL
H

5962-88628

SHEET
8

Case outline U



Symbol	Inches		Millimeters	
	Min	Max	Min	Max
A		0.110		2.794
A1		0.014		0.3556
b	0.014	0.018	0.3556	0.4572
c	0.006	0.008	0.1524	0.2032
D/E	1.795	1.825	45.593	46.355
D1/E1	1.138	1.162	28.905	29.515
e	.050 BSC		1.27 BSC	
L	0.260		6.604	

FIGURE 1. Case outline U (84 pin Flat Pack). – continued.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990


SIZE
A

REVISION LEVEL
H

5962-88628

SHEET
9

Case outline X




NOTE:

1. TEST is an internal test pin only (formerly known as MEMWIN) and should be considered a floating pin and not for use.
2. Seal ring is electrically connected to Vss
3. All exposed metallized areas are Gold plated over Nickel plate per MIL-PRF-38535.

FIGURE 2. Terminal connections for 84 Pin Grid Array package

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 10

Case outline Y and Z



NOTE: TEST is an internal test pin only (formerly known as MEMWIN) and should be considered a floating pin and not for use.

FIGURE 2. Terminal connections for case outline Y and Z - Continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 11

Case T

Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	V _{SS}	34	V _{DD}	67	V _{SS}	100	V _{DD}
2	LOCK	35	RTPTY	68	MEMCSO	101	BCRTF
3	TAZ	36	A0	69	TSCTL	102	D15
4	TAO	37	A1	70	DMAR	103	D14
5	NC	38	NC	71	NC	104	NC
6	NC	39	NC	72	DMAG	105	D13
7	RAZ	40	A2	73	NC	106	NC
8	NC	41	A3	74	DMACK	107	D12
9	RAO	42	A4	75	MEMCSI	108	D11
10	TBZ	43	NC	76	NC	109	NC
11	TBO	44	NC	77	WR	110	D10
12	NC	45	A5	78	NC	111	NC
13	RBZ	46	NC	79	RD	112	D9
14	NC	47	A6	80	NC	113	NC
15	RBO	48	NC	81	CS	114	D8
16	V _{SS}	49	V _{SS}	82	V _{SS}	115	V _{DD}
17	V _{DD}	50	V _{DD}	83	V _{DD}	116	V _{SS}
18	CLK	51	A7	84	NC	117	NC
19	NC	52	A8	85	MCLK	118	D7
20	EXTOVR	53	MC	86	AEN	119	D6
21	NC	54	A9	87	NC	120	D5
22	TIMERON	55	NC	88	DMAGO	121	NC
23	NC	56	A10	89	STDINTL	122	D4
24	CHA/B	57	A11	90	STDINTP	123	NC
25	COMSTR	58	A12	91	NC	124	D3
26	NC	59	NC	92	HPINT	125	D2
27	RTAO	60	A13	93	NC	126	NC
28	NC	61	A14	94	MCLKD2	127	D1
29	RTA1	62	NC	95	NC	128	NC
30	RTA2	63	A15	96	SSYSF	129	D0
31	RTA3	64	RWR	97	TEST	130	MRST
32	RTA4	65	RRD	98	BURST	131	BCRTSEL
33	V _{SS}	66	V _{DD}	99	V _{SS}	132	V _{DD}

NOTES:

1. The following terminals are active low: 20, 22, B of terminal 24, 25, 64, 65, 68, 69, 70, 72, 74, 75, 77, 79, 81, 88, 89, 90, 92, and 130.
2. NC = No connection.

FIGURE 2. Terminal connections for case outline T - Continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 12




FIGURE 3. Functional block diagram.


**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
H

5962-88628

SHEET
13



NOTES:

1. Pin at high impedance when not asserted.
2. Bidirectional pin.
3. Case outline X lead identification in parenthesis, cases Y and Z are not in parenthesis.
4. TEST is an internal test pin only (formerly known as MEMWIN) and should be considered a floating pin and not for use.

FIGURE 3. Functional block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 14





FIGURE 4. Switching waveforms and test circuit.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
H

5962-88628

SHEET
15




FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 16

4. VERIFICATION

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.6 herein).
- c. Subgroup 4 (C_{IN} , C_{OUT} , and $C_{I/O}$) shall be measured only for the initial test and after process or design changes which may affect capacitance. One pin of each input/output driver (buffer) type shall be tested on each sample device.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 17

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class Q	Device class V
Interim electrical parameters (see 4.2)	---	---
Final electrical parameters (see 4.2)	<u>1/</u> 1, 2, 3, 7, 8, 9, 10, 11	<u>2/</u> <u>3/</u> 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 7, 8A	<u>3/</u> 1, 2, 7, 8A
Group D end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8A, 9	1, 2, 3, 7, 8A, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

3/ Delta limits as specified in table IIB herein shall be required when specified and the Delta values shall be completed with reference to the zero hour electrical parameter.

TABLE IIB. Delta limits.

Parameter	Condition	Limits
I _{DDQ}	T _A = 25°C	±10% of measured value or 35 µA, whichever is greater

NOTE: If device is tested at or below 35 µA no deltas are required. Delta's are performed at room temperature.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
H

5962-88628

SHEET
18

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, after exposure, to the subgroups specified in table II herein.

4.4.4.1 Total dose irradiation testing. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A, and as specified herein.

4.4.4.1.1 Accelerated annealing test. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 Neutron testing. When required by the customer, Neutron testing shall be performed in accordance with method 1017 of MIL-STD-883 and herein. All device classes must meet the post irradiation end-point electrical parameter limits as defined in table IA, for the subgroups specified in table IIA herein at $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ after an exposure of 2×10^{12} neutrons/cm² (minimum).

4.4.4.3 Dose rate induced latchup testing. When required by the customer, dose rate induced latchup testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.

4.4.4.4 Dose rate upset testing. When required by the customer, dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.

- a. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535. Device parametric parameters that influence upset immunity shall be monitored at the wafer level in accordance with the wafer level hardness assurance plan and MIL-PRF-38535.

4.4.4.5 Single event phenomena (SEP). When specified in the purchase order or contract, SEP testing shall be performed on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} < \text{angle} < 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related affects is allowed.
- b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
- c. The flux shall be between 10^2 and 10^5 ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be ≥ 20 microns in silicon.
- e. The test temperature shall be $+25^{\circ}\text{C}$ and the maximum rated operating temperature $\pm 10^{\circ}\text{C}$.
- f. Bias conditions shall be $V_{CC} = 4.5 \text{ V dc}$ for the upset measurements and $V_{CC} = 5.5 \text{ V dc}$ for the latchup measurements.
- g. For SEP test limits, see table IB herein.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 19

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal, or email communication.

6.3 Record of users. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 Comments. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0591.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331 and figure 5.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.7 Additional information. A copy of the following additional data shall be maintained and available from the device manufacturer:

- a. RHA test conditions of SEP.
- b. Number of upsets (SEU).
- c. Number of transients (SET).
- d. Occurrence of latchup (SEL).

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 20

Name	Pin number		Type	Active	Description
	Cases Y, Z	Case X			
A0	34	J10	I/O		Bit 0 (LSB) of the address bus
A1	35	K11	I/O		Bit 1 of the address bus
A2	36	J11	I/O		Bit 2 of the address bus
A3	37	H10	I/O		Bit 3 of the address bus
A4	38	H11	OUT		Bit 4 of the address bus
A5	39	G9	OUT		Bit 5 of the address bus
A6	40	G10	OUT		Bit 6 of the address bus
A7	41	G11	OUT		Bit 7 of the address bus
A8	44	E9	OUT		Bit 8 of the address bus
A9	45	E11	OUT		Bit 9 of the address bus
A10	46	E10	OUT		Bit 10 of the address bus
A11	47	F11	OUT		Bit 11 of the address bus
A12	48	D11	OUT		Bit 12 of the address bus
A13	49	D10	OUT		Bit 13 of the address bus
A14	50	C11	OUT		Bit 14 of the address bus
A15	51	B11	OUT		Bit 15 of the address bus
D0	9	K1	I/O		Bit 0 (LSB) of the data bus
D1	8	J1	I/O		Bit 1 of the data bus
D2	7	H2	I/O		Bit 2 of the data bus
D3	6	H1	I/O		Bit 3 of the data bus
D4	5	G3	I/O		Bit 4 of the data bus
D5	4	G2	I/O		Bit 5 of the data bus
D6	3	G1	I/O		Bit 6 of the data bus
D7	2	F1	I/O		Bit 7 of the data bus
D8	83	E1	I/O		Bit 8 of the data bus
D9	82	E2	I/O		Bit 9 of the data bus
D10	81	F2	I/O		Bit 10 of the data bus
D11	80	D1	I/O		Bit 11 of the data bus
D12	79	D2	I/O		Bit 12 of the data bus
D13	78	C1	I/O		Bit 13 of the data bus
D14	77	B1	I/O		Bit 14 of the data bus
D15	76	C2	I/O		Bit 15 of the data bus

Figure 5. Pin identification and description

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 21

Name	Pin number		Type	Active	Description
	Cases Y, Z	Case X			
<u>DMAR</u>	56	A10	OUT	ZL	DMA request
<u>DMAG</u>	57	A9	IN	AL	DMA grant
<u>DMAGO</u>	67	B5	OUT	AL	DMA grant out
<u>DMACK</u>	58	B8	OUT	ZL	DMA acknowledge
<u>CS</u>	62	A7	IN	AL	Chip select
<u>RD</u>	61	B7	IN	AL	Read
<u>WR</u>	60	C7	IN	AL	Write
<u>MEMCSO</u>	54	B10	OUT	AL	Memory chip select out
<u>MEMCSI</u>	59	A8	IN	AL	Memory chip select in
<u>RRD</u>	53	A11	OUT	AL	RAM read
<u>RWR</u>	52	C10	OUT	AL	RAM write
<u>TSCTL</u>	55	B9	OUT	AL	Three state control
<u>AEN</u>	66	A5	IN	AH	Address enable
<u>STDINTL</u>	68	A6	OUT	ZL	Standard interrupt level
<u>STDINTP</u>	69	A4	OUT	AL	Standard interrupt pulse
<u>HPINT</u>	70	B4	OUT	ZL	High priority interrupt
<u>CLK</u>	21	J5	IN		Clock
<u>MCLK</u>	65	C5	IN		Memory clock
<u>MCLKD2</u>	71	A3	OUT		Memory clock divided by two
<u>TAZ</u>	13	K3	OUT		Transmit (channel) A Z
<u>TAO</u>	14	L2	OUT		Transmit (channel) A O
<u>TBZ</u>	17	L4	OUT		Transmit (channel) B Z
<u>TBO</u>	18	K6	OUT		Transmit (channel) B O
<u>RAZ</u>	15	L3	IN		Receive (channel) A Z
<u>RAO</u>	16	K4	IN		Receive (channel) A O
<u>RBZ</u>	19	K5	IN		Receive (channel) B Z
<u>RBO</u>	20	L5	IN		Receive (channel) B O
<u>TIMERON</u>	25	K7	OUT	AL	(RT) timer on
<u>CHA/B</u>	26	J7	OUT		Channel A/B
<u>MRST</u>	10	J2	IN	AL	Master reset
<u>COMSTR</u>	27	L8	OUT	AL	(RT) command strobe
<u>BCRTSEL</u>	11	L1	IN		BC/RT select

Figure 5. Pin identification and description – continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 22

Name	Pin number		Type	Active	Description
	Cases Y, Z	Case X			
RTA0	28	K8	IN		Remote terminal address bit 0 (LSB)
RTA1	29	L9	IN		Remote terminal address bit 1
RTA2	30	L10	IN		Remote terminal address bit 2
RTA3	31	K9	IN		Remote terminal address bit 3
RTA4	32	L11	IN		Remote terminal address bit 4
RTPTY	33	K10	IN	AH	Remote terminal (address) parity
SSYSF	72	A2	IN	AH	Subsystem fail
BCRTF	75	B2	OUT	AH	BCRT fail
BURST	74	A1	OUT	AL	Burst (DMA cycle)
TEST	73	B3	OUT		Memory (access) window
LOCK	12	K2	IN	AH	Lock
EXTOVR	24	L7	IN	AL	External override
V _{DD}	23	L6	PWR		+5 V
V _{DD}	43	F9	PWR		+5 V
V _{DD}	64	C6	PWR		+5 V
V _{DD}	84	E3	PWR		+5 V
V _{SS}	1	F3	GND		Ground
V _{SS}	22	J6	GND		Ground
V _{SS}	42	F10	GND		Ground
V _{SS}	63	B6	GND		Ground

NOTES:

1. TEST is an internal test pin only (formerly known as MEMWIN) and should be considered a floating pin and not for use.
2. Abbreviations:
AL = Active low
AH = Active high
ZL = Active low – inactive state is high impedance.
3. Address and data busses are all active high and in the high impedance state when idle.

Figure 5. Pin identification and description – continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-88628
		REVISION LEVEL H	SHEET 23

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 24-12-03

Approved sources of supply for SMD 5962-88628 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-8862801XA	<u>3/</u>	UT1553 BCRTGA
5962-8862801XC	<u>3/</u>	UT1553 BCRTGC
5962-8862801YA	<u>3/</u>	UT1553 BCRTWA
5962-8862801YC	<u>3/</u>	UT1553 BCRTWC
5962-8862801ZA	<u>3/</u>	UT1553 BCRTAA
5962-8862801ZC	<u>3/</u>	UT1553 BCRTAC
5962-8862801TA	<u>3/</u>	UT1553 BCRTFA
5962-8862801TC	<u>3/</u>	UT1553 BCRTFC
5962H8862801XA	<u>3/</u>	UT1553 BCRTGAH
5962H8862801XC	<u>3/</u>	UT1553 BCRTGCH
5962H8862801YA	<u>3/</u>	UT1553 BCRTWAH
5962H8862801YC	<u>3/</u>	UT1553 BCRTWCH
5962H8862801ZA	<u>3/</u>	UT1553 BCRTAAH
5962H8862801ZC	<u>3/</u>	UT1553 BCRTACH
5962H8862801TA	<u>3/</u>	UT1553 BCRTFAH
5962H8862801TC	<u>3/</u>	UT1553 BCRTFCH
5962H8862801VXA	<u>3/</u>	UT1553 BCRTVGAH
5962H8862801VXC	<u>3/</u>	UT1553 BCRTVGCH
5962H8862801VYA	<u>3/</u>	UT1553 BCRTVWAH
5962H8862801VYC	<u>3/</u>	UT1553 BCRTVWCH
5962H8862801VZA	<u>3/</u>	UT1553 BCRTVAAH
5962H8862801VZC	<u>3/</u>	UT1553 BCRTVACH
5962H8862801VTA	<u>3/</u>	UT1553 BCRTVFAH
5962H8862801VTC	<u>3/</u>	UT1553 BCRTVFCH
5962-8862802QXA	65342	UT1553BCRTB/BCRTGCA
5962-8862802QXC	65342	UT1553BCRTB/BCRTGCC
5962-8862802QUA	65342	UT1553BCRTB/BCRTWCA
5962-8862802QUC	65342	UT1553BCRTB/BCRTWCC

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ **Caution.** Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE
number

65342

Vendor name
and address

Frontgrade Colorado Springs LLC
4350 Centennial Blvd.
Colorado Springs, CO 80907-3701

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.