

INCH-POUND

MIL-M-38510/555B
07 August 2006

SUPERSEDING
MIL-M-38510/555A
20 March 1991

MILITARY SPECIFICATION
MICROCIRCUITS, DIGITAL, CMOS, REMOTE TERMINAL INTERFACE,
MONOLITHIC SILICON

Reactivated after 07 August 2006 and may be used for new and existing designs and acquisitions.

This specification is approved for use by all Departments
and Agencies of the Department of Defense.

The requirements for acquiring the product herein consists of this specification sheet and MIL-PRF 38535.

1. SCOPE

1.1 Scope. This specification covers the detail requirements for monolithic silicon, CMOS, remote terminal interface (RTI) microcircuits. One product assurance class (class B) and a choice of case outlines, and lead finishes are provided and are reflected in the complete Part or Identifying Number (PIN). For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 (see 6.3).

1.2 Part or identifying number (PIN). The PIN is in accordance with MIL-PRF-38535 and as specified herein.

1.2.1 Device types. The device types are as follows:

<u>Device type</u>	<u>Circuit</u>
01	Remote terminal interface (clock duty cycle logical high 10 percent to 35 percent).
02	Remote terminal interface (clock duty cycle logical high 40 percent to 60 percent).

1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.

1.2.3 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
X	CQCC1-N84	84	Square leadless chip carrier
Z	CMGA15-P84	84	Pin grid array

1.3 Absolute maximum ratings.

Supply voltage range ($V_{DD} - V_{SS}$).....	-0.3 V dc to +7.0 V dc
Input/output voltage range	-0.3 V dc to ($V_{DD} + 0.3$ V)
Storage temperature range (T_{STG}).....	-65° to +150°C
Case operating temperature range (T_C)	-55°C to +125°C
Maximum junction temperature (T_J) ^{1/}	175°C
Thermal resistance, junction-to-case (θ_{JC}).....	See MIL-STD-1835
Maximum power dissipation (P_D)	300 mW

^{1/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with MIL-PRF-38535.

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAC, P.O. Box 3990, Columbus, OH 43218-3990, or email to MICROPROCESSOR@dsccl.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <http://assist.daps.dla.mil>.

1.4 Recommended operating conditions.

Operating supply voltage range (V_{DD})	4.5 V minimum to 5.5 V maximum
Minimum high level input voltage (V_{IH}):	
Logic inputs	2.0 V
Clock inputs	2.0 V
Maximum low level input voltage (V_{IL}):	
Logic inputs	0.8 V
Clock inputs	0.8 V
Operating frequency	12 MHz $\pm$ 0.01 percent
Operating case temperature range (T_C)	-55°C to +125°C
Duty cycle:	
Device type 01	10 percent to 35 percent
Device type 02	40 percent to 60 percent

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications and Standards. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or <http://assist.daps.dla.mil> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.4).

3.2 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function, as described herein.

3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 Case outlines. The case outlines shall be as specified in 1.2.3.

3.3.2 UT1553B RTI functional pin description. The UT1553B RTI functional pin description shall be as specified on figure 1.

3.3.3 Functional block diagram. The functional block diagram shall be as specified on figure 2.

3.3.4 Input protection circuitry. The input protection circuitry shall be as specified on figure 3.

3.3.5 Timing waveforms and test circuit. The timing waveforms and test circuit shall be as specified on figures 4 - 10.

3.3.6 Schematic circuits. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity or preparing activity upon request.

3.4 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.5 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range.

3.6 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.

3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions 1/ -55°C ≤ T _C ≤ +125°C unless otherwise specified	Device type	Group A subgroup	Limits		Unit
					Min	Max	
Input leakage for inputs without pull-up resistors	I _{ILW}	V _{IN} = GND	All	1,2,3	-10		μA <u>2/</u>
Input leakage for inputs without pull-down resistors	I _{IHW}	V _{IN} = 5.5 V	All	1,2,3		10	μA <u>2/</u>
Input leakage current for inputs with pull-up resistors	I _{ILP}	V _{SS} = GND V _{IN} = GND (PU)	All	1,2,3	-2.75	-0.11	mA <u>2/</u>
Input leakage current for inputs with pull-down resistors	I _{IHP}	V _{SS} = GND V _{IN} = V _{DD} (PD)	All	1,2,3	0.11	2.75	mA <u>2/</u>
Output leakage current (three-state)	I _{LOZ(H)}	V _{ADDR_{OUT}} = 5.5 V V _{ADOEN} = V _{OH}	All	1,2,3	-10	10	μA
Output leakage current (three-state)	I _{LOZ(L)}	V _{ADDR_{OUT}} = 0.0 V V _{ADOEN} = V _{OH}	All	1,2,3	-10	10	μA
Output leakage current (bi-direct)	I _{LB(H)}	V _{DT} = 5.5 V V _{MRST} = V _{OL}	All	1,2,3	-10	10	μA
Output leakage current (bi-direct)	I _{LB(L)}	V _{DT} = 0.0 V V _{MRST} = V _{OL}	All	1,2,3	-10	10	μA
Low level output voltage	V _{OL}	I _{OL} = 4.0 mA	All	1,2,3		0.4	V
High level output voltage	V _{OH}	I _{OH} = -0.4 mA	All	1,2,3	2.4		V
Low level input voltage <u>3/</u>	V _{IL}		All	1,2,3		0.8	V
High level input voltage <u>3/</u>	V _{IH}		All	1,2,3	2.0		V
Input clamp voltage (positive) <u>3/</u>	V _{IC+}	V _{DD} = GND; I _{IN} = 1 mA T _C = +25°C	All	1	0.4	1.8	V
Input clamp voltage (negative) <u>3/</u>	V _{IC-}	V _{DD} = OPEN; I _{IN} = -1 mA T _C = +25°C	All	1	-0.4	-1.8	V
Input capacitance <u>4/</u>	C _I	V _I = 0.0 V; F = 1 MHz T _C = +25°C	All	4		10	pF <u>5/</u>
Output capacitance <u>4/</u>	C _O	V _O = 0.0 V; F = 1 MHz T _C = +25°C	All	4		20	pF <u>5/</u>
Bidirect capacitance <u>4/</u>	C _B	V _O = 0.0 V; F = 1 MHz T _C = +25°C	All	4		25	pF <u>5/</u>
Quiescent current <u>6/</u>	I _{DD}		All	1,2,3		50	mA
$\overline{CS}(L)$ to $\overline{RCS}(L)$	t _{PHL1}	See figures 4 and 5	All	9,10,11		48	ns
$\overline{CS}(H)$ to $\overline{RCS}(H)$	t _{PLH2}		All	9,10,11		40	ns
$\overline{RD}/\overline{WR}(L)$ to $\overline{RRD}/\overline{RWR}(L)$	t _{PHL3}		All	9,10,11		45	ns
$\overline{RD}/\overline{WR}(H)$ to $\overline{RRD}/\overline{RWR}(H)$	t _{PLH4}		All	9,10,11		35	ns
$\overline{CS}(L)$ to ADDR OUT(H)	t _{PLH5}		All	9,10,11	6	52	ns
$\overline{CS}(L)$ to ADDR OUT(L)	t _{PHL5}		All	9,10,11	6	52	ns
<u>8/</u>							

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Conditions 1/ -55°C ≤ T _C ≤ +125°C unless otherwise specified	Device type	Group A subgroup	Limits		Unit
					Min	Max	
ADDR IN(L) to ADDR OUT(L)	t _{PHL6}	See figure 4 and 5	All	9,10,11		44	ns
ADDR IN(H) to ADDR OUT(H)	t _{PLH6}		All	9,10,11		44	ns
ADOEN(H) to ADDR OUT(H) to Hi-Z 9/	t _{PLZ7}		All	9,10,11		42	ns
ADOEN(H) to ADDR OUT(L) to Hi-Z 9/	t _{PHZ7}		All	9,10,11		42	ns
ADOEN(L) to ADDR OUT(H) 8/	t _{PLH8}		All	9,10,11	6	50	ns
ADOEN(L) to ADDR OUT(L)	t _{PHL8}		All	9,10,11	6	50	ns
CS(L) to MEMCK(L) (MEMCK not recognized) 9/ 10/	t _{SHL9}		All	9,10,11	13		ns
CS(H) to MEMCK(L) (MEMCK recognized) 9/ 11/	t _{HHL10}		All	9,10,11	10		ns
DMARQ(H) to MEMCK(L) 9/	t _{SHL12}	See figure 4 and 6	All	9,10,11	0		ns
MEMCK(L) to RCS(L)	t _{PHL13}		All	9,10,11		67	ns
MEMCK(H) to RCS(H)	t _{PLH14}		All	9,10,11		61	ns
MEMCK(L) to RRD/RWR(L)	t _{PHL15}		All	9,10,11		61	ns
MEMCK(H) to RRD/RWR(H)	t _{PLH16}		All	9,10,11		58	ns
MEMCK pulse width during receive 12/ 13/	t _{PW17}		All	9,10,11	83		ns
MEMCK(L) to DATA bus(H) during receive	t _{PZH18}		All	9,10,11		115	ns
MEMCK(L) to DATA bus(L) during receive	t _{PZL18}		All	9,10,11		115	ns
RCS, RRD/RWR(H) to DATA bus(L) to high Z 9/	t _{PLZ19}		All	9,10,11	5	101	ns
RCS, RRD/RWR(H) to DATA bus(H) to high Z 9/	t _{PHZ19}		All	9,10,11	5	101	ns
DMARQ(H) to MEMCK(L) 9/ (setup)	t _{SHL21}	See figure 4 and 7	All	9,10,11	0	14.9	μs
MEMCK(L) to RCS(L)	t _{PHL22}		All	9,10,11		67	ns
MEMCK(H) to RCS(H)	t _{PLH23}		All	9,10,11		61	ns
MEMCK pulse width during transmit	t _{PWL24}		All	9,10,11	50		ns
Input DATA valid before MEMCK(H) (setup)	t _{SLH25}		All	9,10,11	45		ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Conditions 1/ -55°C ≤ T _C ≤ +125°C unless otherwise specified	Device type	Group A subgroup	Limits		Unit
					Min	Max	
Input DATA valid after RCS(H) (hold)	t _{HLH26}	See figures 4 and 7	All	9,10,11	5		ns
DMARQ(H) to MEMCK (H) response, xmit	t _{OILH27}		All	9,10,11		18.3	μs
Input DATA valid (setup) before control write (H)	t _{SLH28} <u>14/</u>	See figures 4 and 8	All	9,10,11	20		ns
Input DATA valid (hold) after control write (H)	t _{HLH29} <u>14/</u>		All	9,10,11	25		ns
ADDR IN 0 = 0 (setup time before control write (L) so software reset is not recognized	t _{SHL30} <u>14/</u>		All	9,10,11	20		ns
ADDR IN 0 = 0 (hold time after control write (H) so software reset is not recognized	t _{HLH31} <u>14/</u>		All	9,10,11	20		ns
(CTRL + CS) (L) to DATA bus (H) while ADDR IN 0 = 1 or 0	t _{PZH32}	See figures 4 and 9	All	9,10,11		132	ns
(CTRL + CS) (L) to DATA bus (L) while ADDR IN 0 = 1 or 0	t _{PZL32}		All	9,10,11		132	ns
ADDR IN 0 (valid) to DATA bus (H) while (CTRL + CS) = 0	t _{PLH33}		All	9,10,11		70	ns
ADDR IN 0 (valid) to DATA bus (L) while (CTRL + CS) = 0	t _{PHL33}		All	9,10,11		70	ns
(CTRL + CS) (H) to DATA(L) Bus Hi-Z <u>9/</u>	t _{PLZ34}		All	9,10,11		101	ns
(CTRL + CS) (H) to DATA(H) Bus Hi-Z <u>9/</u>	t _{PHZ34}		All	9,10,11		101	ns
Status (H) before TIMERON (L) <u>9/</u>	t _{OOHL35}	See figures 4 and 10	All	9,10,11	4	31	ns
TIMERON (L) before first output biphas transition <u>9/</u>	t _{OOHL36}		All	9,10,11	1.2		μs
TIMERON low pulse width (during time out) <u>9/</u>	t _{PWL37}		All	9,10,11		730	μs <u>15/</u>
COMSTR(L) to TIMERON (H) (reset) <u>9/</u>	t _{OOHL38}			9,10,11		31	ns

1/ Output levels are tested in static (dc) state and are specified over the voltage range of V_{DD}.
V_{DD} = 5.0 V ± 10 percent, unless otherwise specified.

2/ Refer to figure 1 for identification of inputs with pull-up or pull-down resistors.

3/ These tests are performed as a go/no-go tests.

4/ See 4.4.1c.

TABLE I. Electrical performance characteristics – Continued.

- 5/ Capacitance is measured between the designated terminal and V_{SS} at frequency of 1 MHz and a signal amplitude of 50 mV rms maximum.
- 6/ Measured at the test vector determined to be worse case. Includes current through input pull-ups. Instantaneous surge currents on the order of 1 ampere can occur during output switching. Voltage supply should be adequately sized and decoupled to handle a large surge.
- 7/ The symbols used herein are defined by the following:
- t_{PXXY} = propagation delay
 - t_{PWXY} = pulse width
 - t_{OOXXY} = output to output relationship
 - t_{OIXXY} = output to input relationship in accordance with MIL-STD-1553.
 - t_{SXXY} = setup condition
 - t_{HXXY} = hold condition
- 8/ t_{PHL5} and t_{PLH8} are guaranteed, but not tested. t_{PLH5} and t_{PHL8} are tested and are the worst case transitions.
- 9/ Supplied as a design limit, but not guaranteed or tested.
- 10/ t_{SHL9} is interpreted as follows: In order for $\overline{MEMCK}$ to be ignored during a $\overline{DMARQ}$ cycle, $\overline{CS}$ must be asserted no later than 13 ns before $\overline{MEMCK}$ falls.
- 11/ t_{HHL10} is interpreted as follows: In order for $\overline{MEMCK}$ to be recognized after a $\overline{CS}$ cycle, 10 ns must pass after $\overline{CS}$ is negated before $\overline{MEMCK}$ can fall.
- 12/ Allows a 20 ns data valid set before $\overline{RCS}$ and $\overline{RRD}/\overline{RWR}$ go high.
- 13/ The sum of t_{SHL12} and t_{PW17} must not exceed 18.8 μs .
- 14/ Logical OR result of $(\overline{CTRL} + \overline{CS} + \overline{RD}/\overline{WR})$.
- 15/ Frequency (f) = 12.00 MHz and $T_C = +25^\circ C$.


MIL-M-38510/555B


BIPHASE IN A - Z	----->	39(G9)	(A1)74	<----->	0 (LSB)
0	----->	37(H10)	(B3)73	<----->	1
BIPHASE OUT A - Z	<-----	28(K8)	(A2)72	<----->	2
0	<-----	27(L8)	(A3)71	<----->	3
BIPHASE IN B - Z	----->	34(J10)	(B4)70	<----->	4
0	----->	33(K10)	(A4)69	<----->	5
BIPHASE OUT B - Z	<-----	30(L10)	(C5)68	<----->	6
0	<-----	32(L11)	(B5)67	<----->	7 ---DATA I/O
			(A5)66	<----->	8
			(A6)65	<----->	9
			(C7)63	<----->	10
STATUS	<-----	23(J7)	(B6)61	<----->	11
BRDCST	<-----	36(J11)	(A8)59	<----->	12
RCV	<-----	51(B11)	(A9)57	<----->	13
XMIT	<-----	38(H11)	(A10)55	<----->	14
CH A/B	<-----	26(L6)	(A11)53	<----->	15
MES ERR	<-----	49(D10)			
			(K3)13	<-----	0 (LSB)
(LSB) 0	<-----	14(L2)	(K1) 9	<-----	1
1	<-----	16(K4)	(H2) 7	<-----	2
MC/SA --- 2	<-----	17(L4)	(G3) 5	<-----	3
3	<-----	18(J5)	(G1) 3	<-----	4
4	<-----	19(K5)	(F3) 1	<-----	5 ---ADDR IN
MC/SA	<-----	21(K6)	(E1)83	<-----	6
ILL COMM	----->	20(L5)	(F2)81	<-----	7
			(D2)79	<-----	8
EXT TEST	----->	29(L9)	(B1)77	<-----	9
EXT TST CH SEL A/B	----->	31(K9)	(B2)75	<-----	10
(LSB) 0	----->	64(C6)	(L1)11	----->	0 (LSB)
1	----->	62(A7)	(J2)10	----->	1
TA --- 2	----->	60(B7)	(J1) 8	----->	2
3	----->	58(B8)	(H1) 6	----->	3
4	----->	56(B9)	(G2) 4	----->	4
TALEN/PARITY	----->	52(C10)	(F1) 2	----->	5 ---ADDR OUT
			(E3)84	----->	6
12 MHz	----->	35(K11)	(E2)82	----->	7
			(D1)80	----->	8
MRST	----->	40(G10)	(C1)78	----->	9
			(C2)76	----->	10
2 MHz	<-----	24(L7)			
			(L3)15	<-----	ADOEN
COMSTR	<-----	22(J6)	(E9)44	<-----	CS
			(E10)46	<-----	RD/WR
BCEN	----->	25(K7)	(C11)50	<-----	CTRL
			(D11)48	<-----	MEMCK
V _{DD}	-----	54(B10)	(F11)47	<-----	DMARQ
			(F9)43	----->	RCS
V _{SS} (GND)	-----	12(K2)	(E11)45	----->	RRD/RWR
V _{SS} (GND)	-----	42(F10)			
			(G11)41	----->	TIMERON

NOTES:

1. Pin internally pulled-down.
2. Pin internally pulled-up.
3. () pin grid array lead identification listed in parentheses. Square leadless chip carrier lead identification listed not in parentheses.

FIGURE 1. UT1553B RTI functional pin description.


FIGURE 2. Functional block diagram.



NOTES:


1. All device inputs shall be protected from transients such as electrostatic discharge by the diode resistor circuitry shown. This circuit is intrinsic to the device.
2. $R = 40\Omega$ typical

FIGURE 3. Input protection circuitry.




Output test circuit for AC functional tests

FIGURE 4. Timing waveforms and test circuit.




Processor-to-RAM propagation delay limits

FIGURE 5. Timing waveforms and test circuit – Continued.




Timing limits for received data storage

FIGURE 6. Timing waveforms and test circuit – Continued.



Timing limits for transmit data retrieval


FIGURE 7. Timing waveforms and test circuit – Continued.



Control register write timing limits

NOTE: WRITE CONTROL = logical "OR" result.


FIGURE 8. Timing waveforms and test circuit – Continued.



System register/last command register read timing limits

NOTE: READ CONTROL = logical "OR" result.

FIGURE 9. Timing waveforms and test circuit – Continued.



RT fail-safe timer signal relationships

FIGURE 10. Timing waveforms and test circuit – Continued.

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 Screening. Screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- c. The constant acceleration test in accordance with method 5004 shall be performed using test condition D.

4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535.

4.4 Technology Conformance inspection (TCI). Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

TABLE II. Electrical test requirements.

MIL-PRF-38535 test requirements	Subgroups (see table III) Class B devices
Interim electrical parameters	2, 8 <u>1/</u>
Final electrical test parameters	1 <u>2/</u> 2, 3, 7, <u>2/</u> 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, <u>3/</u> 7, 8, 9, 10, 11
Group B test parameters When using the method 5005 QCI option	- - -
Groups C end-point electrical parameters (method 5005)	1, 2, 7, 8 <u>1/</u>
Group D end-point electrical parameters (method 5005)	1, 2, 7, 8 <u>1/</u>

1/ Maximum temperature only.

2/ PDA applies to subgroups 1 and 7.

3/ See 4.4.1c.

4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:

- a. Tests shall be performed in accordance with table II herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_I and C_O measurements) shall be measured only for initial qualification and after process or design changes that may affect input/output capacitance. Capacitance shall be measured between the designated terminal and V_{SS} at a frequency of 1 MHz. One pin of each input and output buffer (driver) type shall be tested on each device. The pin selected for a given buffer type shall be rotated for each subsequent device tested.
- d. Instruction mnemonics for the functional tests of subgroups 7 and 8 and switching tests of subgroups 9, 10, and 11 shall be as specified in table III.
- e. Test vectors for subgroups 7 through 11 shall be as defined in table III.
- f. The output/load circuit for subgroups 7 through 11 shall be as shown on figure 4.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:

- a. End-point electrical parameters shall be as specified in table II herein.
- b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End point electrical tests shall be as specified in table II herein.

4.4.5 Constant acceleration. The constant acceleration tests of groups C and D shall be performed using test condition D.

4.5 Methods of inspection. Methods of inspection shall be specified as follows:

4.5.1 Voltage and current. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.

4.5.2 Quiescent supply current I_{DD} test. When performing quiescent supply current measurements, I_{DD} , the meter shall be placed so that all currents flow through the meter.

TABLE III

Table III which forms a part of this specification is not printed herein because of its extreme length, and even when presented as a hard copy, it requires conversion to on-line format. When the sequence or conditions of tests and test vectors are needed as part of inspection, it may be obtained in a form compatible with test system architecture. The preparing activity, Defense Supply Center Columbus, (DSCC) may be consulted for information on obtaining table III. Group A subgroup assignment is shown on table I.

Functional tests are performed under the following conditions for group A subgroups 7 and 8.

Symbol	Parameter	Unit
V_{DD}	4.5 and 5.5	Volts
V_{SS}	0	Volts
V_{IH}	V_{OH} minimum **	Volts
V_{IL}	V_{OL} maximum **	Volts
V_{OH}	$\geq (V_{OH} \text{ minimum} + V_{OL} \text{ maximum})/2$	Volts
V_{OL}	$< (V_{OH} \text{ minimum} + V_{OL} \text{ maximum})/2$	Volts
f	12	MHz

** Values of V_{OH} and V_{OL} may be obtained from table I.

Switching tests are performed with $V_{IH} = V_{DD}$ and $V_{IL} = 0$ V as input test conditions.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements are as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the military service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

- a. Title, number, and date of the specification.
- b. PIN and compliance identifier, if applicable (see 1.2).
- c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- d. Requirements for certificate of compliance, if applicable.
- e. Requirements for notification of change of product or process to contracting activity in addition to notification to the qualifying activity, if applicable.
- f. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
- g. Requirements for product assurance and radiation hardness assurance options.
- h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements should not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
- i. Requirements for "JAN" marking.
- j. Packaging requirements. (see 5.1)

6.3 Superseding information. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractors parts lists.

6.4 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, P.O. Box 3990, Columbus, Ohio 43218-3990.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

6.5.1 Pinout description.

DATA I/O 0-15	16-bit bidirectional data port for all data transfer between the RTI and host system.	
ADDR IN 0-10	11-bit host system address input if it is in transparent memory mode. Not used in DMA configuration.	
ADDR OUT 0-10	11-bit three-state address output. Contains processor or RTI-generated address ($\overline{CS}$ selects processor address).	
$\overline{ADOEN}$	Address out enable. Causes ADDR OUT lines to be active when low, high impedance when high.	
$\overline{CS}$	Processor chip select. Active low input for host system access of transparent memory or the RTI registers.	
$\overline{RD/WR}$	Processor read/write. High input in conjunction with $\overline{CS}$ and for host system read of transparent memory, system register or last command read function. Low input in conjunction with $\overline{CS}$ for host system write to transparent memory or control register.	
$\overline{CTRL}$	Control select. Active low in conjunction with $\overline{CS}$ and $\overline{RD/WR}$ for host system access to the RTI registers. This signal is also used to latch terminal address input lines (if TALEN/PARITY = 1) and to generate programmable reset.	
$\overline{MEMCK}$	Memory clock (DMA acknowledge). Active low synchronizing input used to generate reads or writes to memory.	
$\overline{DMARQ}$	Direct memory access request. Active high output requests RTI access of memory.	
$\overline{RCS}$	Ram chip select. Active low output enables memory access.	
$\overline{RRD/RWR}$	RAM read/write. High output enables memory read, low output enables memory write (in conjunction with $\overline{RCS}$). Quiescent state = high.	
$\overline{TIMERON}$	Active low pulse of 730 microseconds maximum duration started by the rising edge of STATUS which is used with external logic to provide a less than 800 microseconds fail-safe timer. This pulse is reset when COMSTR goes low or during a master reset. During external self test, the timer will not recognize the COMSTR signal and will be allowed to timeout in order to test the external fail-safe hardware.	
V_{DD}, GND	Power supply inputs.	
$\overline{BCEN}$	Broadcast enable. Active low input enables broadcast commands.	
$\overline{COMSTR}$	Command strobe. An active low output of 500 nanoseconds duration identifying receipt of a valid command and that all the RTI indicators ($\overline{MC/SA}$, $\overline{MC/SA}$ 0-4, $\overline{XMIT}$, $\overline{RCV}$, $\overline{BRDCST}$) are valid.	
2 MHz	2 megahertz free running clock output.	
$\overline{MRST}$	Master reset. Active low signal that initializes all internal nodes, must be followed by host system write to control register to enable the communication channels.	
12 MHz	2 megahertz clock input.	
TALEN/PARITY	Terminal address latch enable/party. The function of the TALEN/PARITY signal is dependant upon the state of the external test ($\overline{EXTST}$, pin 29) and external test channel select ($\overline{EXT TST CH SEL A/B}$, pin 31) signals. In all cases, if TALEN/PARITY is low, the terminal address will be strobed into the TA lines (TA0-TA4); otherwise, the terminal address can only be loaded via a control register write.	
EXT TEST	EXT TST CH SEL A/B	Function of TALEN/PARITY.
0	0	External terminal address latch control only. Terminal address parity is not checked.
0	1	Odd parity bit for the terminal address and external terminal address latch control. Terminal address parity is checked.
1	0	External terminal address latch control only. Terminal address parity is not checked.
1	1	External terminal address latch control only. Terminal address parity is checked.

6.5.1 Pinout description - Continued.

TA0-TA4	5-bit terminal address input. These lines are strobed into the internal terminal address latch during a control register load (TALEN/PARITY = 1) or when TALEN/PARITY is low.
EXT TST CH SEL A/B	External test channel select. See table for TALEN/PARITY.
EXT TST	External test. Used for off-board device testing. Test function should not be used in system (Remote terminal) implementations. See table for TALEN/PARITY function. Can also be used to test external fail-safe hardware (see TIMERON description).
ILL COM	Illegal command. Input to identify present command as illegal. Used in conjunction with RTI indicators (see COMSTR description) to decode system dependent illegal commands.
MC/SA	Mode code/subaddress. Used to determine if MCSA lines contain mode code or subaddress information. When low, the output indicates if most recent command is a mode command.
MCSA 0-4	5-bit mode code/subaddress output. If MC/SA is low, these lines contain the 5 least significant bits of the most recent command, the mode code. Otherwise, they contain the next 5 bits, the subaddress.
MES ERR	Message error. Active high output identifying that the message error bit has been set due to receipt of an illegal or invalid command, or error during message sequence.
CH A/B	Channel A/B. Output identifying the channel on which the most recent valid command was received. Channel A = 1, channel B = 0.
XMIT	Active low output identifies a transmit command message transfer is in process by the RTI.
RCV	Active low output identifies a receive command message transfer is in process by the RTI.
BRDCST	Active low output identifies receipt of a broadcast command.
STATUS	Active high output indicates that the RTI is in the process of transmitting its status word.
BIPHASE IN 0 A, B BIPHASE IN Z A, B	Manchester II encoded biphaser serial data inputs for channels A and B. The biphaser one inputs may be used as uniphase inputs if the associated biphaser zero input is held at a logic high.
BIPHASE OUT 0 A, B BIPHASE OUT Z A, B	Manchester II encoded biphaser serial data outputs for channels A and B.

6.5.2 Terminology.

Host	The device or system that controls the operation of the Remote Terminal Interface (e.g., microprocessor).
Assert	An active high signal that is asserted means that it has been placed at a logic 1. An active low signal that is asserted is placed at logic 0.
Negate	An active high signal is negated when it is brought back to a logic 0. An active low signal is negated when brought back to a logic 1.
Status word	The "status word" is the MIL-STD-1553B (see figure 12) response word that is transmitted by the Remote Terminal. The following bits in a status word are not supported by the RTI and are always at a logic 0: a. Dynamic bus control acceptance b. Instrumentation c. All reserved
System register	The system register is a 16-bit word obtained from RTI's data bus and reflects the current state of the RTI.
Control register	The control register is an 8-bit word that is written to the RTI via its data bus to control its operation and certain bits of the 1553B status word.
Last command register	The last command register is a 16-bit word obtained from the RTI's data bus and contains five system status bits and the last 11 bits of the last command that was processed in accordance with the protocol.

6.5.3 Interface architecture.

6.5.3.1 Decoders. The RTI contains two separate free-running decoders to insure that all redundancy requirements of MIL-STD-1553B are met. See figure 2. Each decoder receives, decodes, and verifies biphas Manchester II data. Proper frequency and edge skew are also verified.

6.5.3.2 Command recognition logic. The command recognition logic monitors the output of both decoders at all times. Recognition of a valid command causes a reset of present interface activity followed by execution of the command. This meets the requirement for superseding valid commands.

6.5.3.3 Encoder. The encoder receives serial data from the data transfer logic, converts it to Manchester II form with proper sync and parity, and passes it to the output and self-test logic.

6.5.3.4 Data transfer logic. The data transfer logic provides double buffered 16-bit parallel-to-serial and serial-to-parallel conversion during reception and transmission of data.

6.5.3.5 Memory address control. The memory address control logic controls the output of the three-state address lines during memory access. In DMA system implementations, the memory address control provides interface-generated addresses. In transparent dual-port memory implementations, the memory address control logic provides either interface-generated or host system addressing.

6.5.3.6 Control and error logic. The control and error logic performs the following four major functions:

- a. Interface control for proper processing of MIL-STD-1553 commands.
- b. Error checking for both MIL-STD-1553 data and RTI operation.
- c. Memory control (DMA or transparent) for proper data transfer.
- d. Operational status and control handshaking with host system.

6.5.3.7 Output multiplexing and self testing logic. This logic directs the output of the encoder to one of four places:

- a. Channel A outputs.
- b. Channel B outputs.
- c. Channel A decoders during self-test.
- d. Channel B decoders during self-test.

6.5.3.8 Clock and reset logic. The RTI requires a 12 MHz input clock to operate properly. It provides a 2 MHz output for the system designer's use. The device provides a hardware reset pin as well as software-generated reset.

6.5.3.9 Timer logic. The RTI has a built-in 730 microsecond timer that is activated when the encoder is about to transmit. The timer is reset upon receipt of a valid command or a master reset.

6.5.4 Initializing the RTI.

- a. During power-up the master reset ($\overline{\text{MRST}}$) pin must be asserted to put the RTI in a known state. After a reset, the control register is cleared which means that both communication channels A and B are disabled. Therefore, a control register write (see 6.5.9) must be performed to at least enable the communication channels and allow the RTI to start receiving commands.
- b. A software reset is also available so that the host can selectively initialize the RTI. This is accomplished by simultaneously asserting CS and CNTRL, RD/WR = 0, and ADDR IN (0) = 1.

6.5.5 Receive operation.

- a. The receive operation is illustrated via the following example (see figure 11). Detailed timing parameters are given in figure 6, and the appendix (figures 14, 15, and 16).

- b. A receive command word and its associated data words (five in this example) are sent contiguously by bus controller (BC) to the RTI's biphase inputs, as follows (hexadecimal notation). See figure 12.

A8C5	TA = 10101, T/R = 0, SA = 00110, WC = 00101
000A	First data word
000B	Second data word
000C	Third data word
000D	Fourth data word
000E	Fifth data word

- c. After command word validation, the command strobe, $\overline{\text{COMSTR}}$ line is pulsed low and the RTI's receive output ($\overline{\text{RCV}}$) will also go low to indicate to the host that a receive operation is in effect. The subaddress will also be valid in the mode code/subaddress MCSA lines. The command word is stored internally in the last command register.
- d. After validating the first incoming data word, the RTI will assert the DMA request (DMARQ) line to notify the host that it has to do a memory transfer.
- e. The host responds to the DMA request by asserting the RTI's memory clock ($\overline{\text{MEMCK}}$) input. This action causes the RTI's memory access control lines RAM chip-select (RCS) and RAM read/write (RRD/RWR) to go low. The RTI will also put the data word in the data bus (DT bus). Memory addresses (ADDR OUT bus) are generated automatically by the RTI (see item 6.5.5j).
- f. The host will then negate $\overline{\text{MEMCK}}$ after it has determined that the memory devices have read in the data word from the RTI's DT bus. This action causes the RTI's memory access control lines ($\overline{\text{RCS}}$ and $\overline{\text{RRD/RWR}}$) to go high and the DT bus to be three-stated (high impedance state).
- g. The sequence above will be repeated until all data words are received by the RTI. After the last data word is processed, the status word is transmitted to the bus controller via the RTI's biphase outputs. The RTI's status (STATUS) line will also go high to indicate to the host that the status word is being transmitted.
- h. The RTI is capable of processing the maximum word count (32) and all subaddresses (01 through 1E).
- i. If the busy bit of the status register is set, all DMARQ assertions are suppressed although a status word will be transmitted.
- j. During this receive operation, the contents of the address (ADO) and data (DT) busses will be as follows:

address	data	comments
0C4	000A	first data word
0C3	000B	second data word
0C2	000C	third data word
0C1	000D	fourth data word
0C0	000E	fifth data word

- k. Notice that the addresses generated by the RTI are derived directly from the least 11 bits of the command word. The addresses will always count down to zero. For example, if 32 words were received, the first address will be 0DF (00011011111).
- l. With an 11-bit address field, the RTI is capable of accessing 2048 memory locations. Since the T/R bit of command word is the most significant bit of this address field, the 2K memory space is divided into transmit and receive blocks of 1K each. Therefore, for data "wrap-around" applications (transmitting data that was previously received), ADDR OUT 10 must be tied high or low.

6.5.6 Transmit operation. The transmit operation is shown on figure 13 and is similar to the receive operation discussed above except for the following:

- a. In accordance with the protocol, the status word will be transmitted first by the RTI before the data word(s).
- b. The RTI will be reading data from memory for transmission ($\overline{RRD}/\overline{RWR} = 1$).
- c. The RTI will assert the transmit output ($\overline{XMIT}$) rather than $\overline{RCV}$.

The automatic address generation scheme (see 6.5.5g) also applies to a transmit operation. Detailed timing parameters for transmit operation are given in figure 7, and the appendix (figures 14, 17, and 18).

6.5.7 Mode code processing.

- a. The RTI will accept both 0 and 1F in the mode/subaddress field of the command word as mode indicators. The RTI will internally decode the following mode codes as illegal:
 - (1) Dynamic bus control (0).
 - (2) Selected transmitter shutdown (14).
 - (3) Override selected transmitter shutdown (15).
 - (4) All reserved codes.

If the RTI receives one of the above mode commands, it will respond by transmitting the status word with the message error (ME) bit set. The message error (MES ERR) output and the message error latch in the system register will also be set.

- b. During mode command processing, the mode code will be valid in the mode code/subaddress MCSA lines and the mode/subaddress ($\overline{MC}/\overline{SA}$) line will be low. The host can use these lines to decode a mode command it cannot support (but accepted by the RTI) and assert the illegal command (ILL COMM) line. If this should happen, the RTI will respond by transmitting the status word with the ME bit set.
- c. Mode commands which involve data transfers are processed just like normal (nonmode) receive and transmit commands. The only difference will be that the memory address will be the last 11 bits of the command word. For example, the memory address generated by the mode command "synchronize with data word" will be 011 (0 00000 10001). Notice that the RTI will always generate 0 in the mode field of the address whether it received an 0 or 1F mode indicator.
- d. The RTI will not generate DMA requests for "transmit status word" and "transmit last command" since the status and last command words are stored internally.
- e. The following mode commands require assistance from the host:
 - (1) Synchronize.
 - (2) Initiate self-test.
 - (3) Reset remote terminal.

For example, although the RTI will accept and respond to a “reset remote terminal” mode command, it will not perform a reset operation. It will be up to the host to interpret the mode command and take appropriate action.

- f. The data word associated with the following mode commands are not defined or interpreted by the RTI:
 - (1) Transmit vector word.
 - (2) Synchronize with data word.
 - (3) Transmit BIT (built-in-test) word.

For example, although the RTI will accept and respond to a “synchronize with data word” and store the data word in memory, it is up to the host to interpret the contents of this data word. Likewise, the RTI will retrieve a word from memory during a “transmit BIT word” command. However, it is up to the host to define the contents of this word.

6.5.8 Broadcast commands.

- a. The RTI will accept all valid and legal mode and nonmode broadcast commands in all message formats. Upon receipt of a broadcast command, the RTI will assert its broadcast (BRDCST) line.
- b. In order for the RTI to process broadcast commands, its broadcast enable (BCEN) input must be low.

6.5.9 Control register writes.

- a. The RTI is controlled via an 8-bit control register which is defined in table IV. A control register write is performed by simultaneously asserting the CTRL and CS signals, RD/WR = 0, and ADDR IN (0) = 0 (least significant bit of the address input bus). Detailed timing parameters for a control register write are given on figure 8.
- b. A control register write may be performed anytime; however, toggling status word bits are subject to the following conditions:
- c. A control register write can be done to assert a status word bit (service request, subsystem flag, busy, or terminal flag). However, note that if a control register write is performed on or before the status (STATUS) line goes high, the transmitted status word will reflect the updated contents of the control register. If the control register is done after STATUS goes low, the transmitted status word will not reflect the updated control register.
- d. To remove or negate a status word bit, the control register write must be completed 50 ns before the rising edge of the command strobe (COMSTR) pulse in order for the current status word to be updated. Otherwise, the status word will be updated only on the receipt of the next command word.
- e. Under certain conditions, the external terminal address lines can only be enabled by doing a control register write.

6.5.10 System register access.

- a. The status of the RTI can be obtained from a 16-bit system register which is defined in table V. A system register read is performed by asserting CTRL and CS at the same time (RD/WR = 1) and placing the least significant bit of the address input bus (ADDR IN) at a logic 0. Detailed timing parameters for a system register read are given on figure 9.
- b. Although a system register read can be done anytime, it is recommended that it be done after STATUS goes to a logic 1. The valid message latch is set at this time indicating that a valid message has been received. After the system register read, the valid message latch is reset.

TABLE IV. Control register.

Bit 0	Channel A enable. A logic 1 will enable channel A.
Bit 1	Channel B enable. A logic 1 will enable channel B.
Bit 2	Terminal flag. A logic 1 will cause the terminal flag bit of the status word to be asserted. The terminal flag bit of the status word will actually be asserted if the RTI had not received an "inhibit terminal flag" mode command.
Bit 3	System busy. A logic 1 will assert the busy bit of the status register and will suppress all DMA requests by the RTI.
Bit 4	Subsystem flag. A logic 1 will assert the subsystem flag of the status register.
Bit 5	Internal test channel select. A logic 1 selects channel A; a logic 0 selects channel B.
Bit 6	Internal test. A logic 1 places the RTI into self-test mode.
Bit 7	Service request. A logic 1 will assert the service request bit of the status register.
Bit 8	
•	
•	Don't cares.
•	
Bit 15	

TABLE V. System register.

Bit 0	Mode code/subaddress bit 0.
Bit 1	Mode code/subaddress bit 1.
Bit 2	Mode code/subaddress bit 2.
Bit 3	Mode code/subaddress bit 3.
Bit 4	Mode code/subaddress bit 4.
Bit 5	Mode code/subaddress. A logic 1 indicates the last command was a normal transmit or receive command (non-mode) and that bits 4 through 0 above comprise the subaddress field of that command. A logic 0 indicates that the last command was a mode command and that bits 4 through 0 above comprise the mode code field of that command.
*Bit 6	Channel A or B. A logic 1 indicates that the most recent command arrived on channel A; a logic 0 indicates that it arrived on channel B.
Bit 7	Channel B enabled. A logic 1 indicates that channel B is enabled for both transmission and reception.
Bit 8	Channel A enabled. A logic 1 indicates that channel A is enabled for both transmission and reception.
*Bit 9	Terminal flag enabled. A logic 1 indicates that the RTI has not received an "inhibit terminal flag bit" mode code and the host is able to set the terminal flag bit of the status register. A logic 0 indicates that the host is disabled from setting the terminal flag bit of the status word. In this situation, the host can only set the status word terminal flag by either receiving an "override inhibit flag bit" mode code or through a master reset.
*Bit 10	Busy. A logic 1 indicates that the host has enabled the busy bit of the control register and status word.
*Bit 11	Self-test. A logic 1 indicates that the RTI is currently in either the internal or external self-test mode.
Bit 12	Bad terminal address parity. A logic 1 indicates that the RTI has detected a parity error on the terminal address. It also indicates that the RTI has disabled the communication channels and is unable to receive commands.
Bit 13	Message error latch. A logic 1 indicates that at some time a message error condition has occurred. This bit will not return to a logic 0 until the system register has been read.
Bit 14	Valid message latch. A logic 1 indicates that at some time a valid message has been received. This bit will not return to a logic 0 until the system register has been read.
Bit 15	Terminal active. A logic 1 indicates that the RTI is currently processing a transmit or receive instruction. This bit is the logical NAND of the RTI's external XMT and RCV pins.

* These bits are also available in the last command register.

6.5.11 Last command register access.

- a. The last command register of the RTI is defined in table VI. A last command register read is performed by asserting CTRL and $\overline{CS}$ at the same time ($RD/\overline{WR} = 1$) and placing the least significant bit of the address input bus (ADDR IN) at logic 1. Detailed timing parameters for a last command register read are identical to a system register read given in figure 9.
- b. A last command register read can be done anytime. However, the last command register is updated during COMSTR time except when the RTI receives a "transmit last command."

6.5.12 External illegal command decoding.

- a. As mentioned in 6.5.5c, the host has the option of asserting the ILL COMM line if it cannot support a valid command it has received. On receipt of an illegal command, the RTI will set the message error bit in the status word, set the message error output (MES ERR), and set the message error latch in the system register.

The following RTI outputs may be used to externally decode an illegal command; mode code of subaddress indicator (MC/SA), mode code, or subaddress bus (MCSA 0-4), the transmit indicator (XMIT), the receive indicator (RCV), and the broadcast indicator (BRDCST) and command strobe (COMSTR).

- b. For proper external illegal command decoding; the following timing guidelines should be followed:
 - (1) The ILL COMM line must be asserted within 3.3 μ s after STATUS goes to a logic 1 if the host intends to respond with the ME bit of the status word at a logic 1, except when the illegal command is mode code 2, 4, 5, 6, 7, or 18, in which case the ILL COMM line must be valid 178 ns after COMSTR goes to a logic 1.
 - (2) The minimum pulse width for the ILL COMM signal is 1 μ s.
 - (3) For illegal receive commands, the ILL COMM line must be asserted within 18.2 μ s after the COMSTR pulse in order for DMA requests to be suppressed. In addition, the ILL COMM line must be at a logic 1 throughout the reception of the message until STATUS is asserted. This does not apply to illegal transmit commands since the status word is transmitted first provided conditions 6.5.12b(1) and 6.5.12b(2) above are met.
 - (4) The above timing conditions also apply when the host externally decodes an illegal broadcast command. However, caution must be exercised since the status word transmission is suppressed and the STATUS line stays at a logic 0 giving no external hardware indication that the message has been completely received. The host will have to continually monitor the valid message bit of the system register to obtain this information. The host must remove the illegal command condition so that the next command will not be falsely decoded as illegal.

6.5.13 Self-test.

- a. The RTI can be placed in a self-test condition by asserting the EXT TEST pin or writing a logic 1 into bit 7 of the control register. A self-test condition will cause the encoder output to be fed back to decoder A or B depending on the status of the EXT TST CH SEL (external test channel select) pin or bit 6 of control register.
- b. When external self-test is enabled, any transmission by the RTI will appear on its biphase outputs. During an internal self-test, the biphase outputs are disabled.
- c. During self-test, the biphase input channels are disabled. Therefore, the RTI will not be able to receive commands. It is not necessary to enable the channels in the control register to perform a self-test.

- d. When the RTI is placed in a self-test condition, it will immediately begin transmitting the status word. The state of the status word is not altered when the RTI is placed in self-test. Since the status word and the command word sync pulses are identical, the decoder will interpret the status word being fed back to it as a command word.
- e. Any error condition during self-test will cause a status word transmission in order to prevent the RTI from hanging up.
- f. The actual self-test should be controlled by the host; the RTI has no predefined self-test routine. The status word from the encoder being fed back to the decoder can be modified by control register writes. The self-test can be monitored via the system and/or last command registers. Only transmit commands can be used during self-test to check for data transfers between RTI and memory. This is because a receive command (which was a status word from the encoder) will effectively cancel the transmission of the associated data words.
- g. There are two ways to get out of self-test. The first is via a master reset. The second is to negate the EXT TEST pin or the self-test bit in the control register. This does not actually stop the self-test but causes the encoder-to-decoder link to be severed on the next valid command generated by the self-test.

TABLE VI. Last command register.

Bit 0	Last command word bit 0.
Bit 1	Last command word bit 1.
Bit 2	Last command word bit 2.
Bit 3	Last command word bit 3.
Bit 4	Last command word bit 4.
Bit 5	Last command word bit 5.
Bit 6	Last command word bit 6.
Bit 7	Last command word bit 7.
Bit 8	Last command word bit 8.
Bit 9	Last command word bit 9.
Bit 10	Last command word bit 10.
*Bit 11	Busy. A logic 1 indicates that the host has enabled the busy bit of the control register and status word.
*Bit 12	Self-test. A logic 1 indicates that the RTI is currently in either the internal or external self-test mode.
*Bit 13	Terminal flag enabled. A logic 1 indicates that the RTI has not received an "inhibit terminal flag bit" mode code and the host is able to set the terminal flag bit of the status register. A logic 0 indicates that the host is disabled from setting the terminal flag bit of the status word. In this situation, the host can only set the status word terminal flag by either receiving an "override inhibit terminal flag bit" mode code or through a master reset.
*Bit 14	Channel A or B. A logic 1 indicates that the most recent command arrived on channel A; a logic 0 indicates that it arrived on channel B.
Bit 15	Illegal command. A logic 1 indicates that the last command received was either decoded internally or externally as an illegal command.


* These bits are also available in the system register.

6.5.14 Transparent memory access.

- a. A host performs a “transparent” memory access when it does a memory transfer to or from a memory device whose address and control lines are connected to the RTI. The host does this by asserting the $\overline{CS}$ and $RD/\overline{WR}$ pins and placing an 11-bit address on the RTI’s address input pins. The signal $\overline{CTRL}$ must remain at a logic 1 at all times during transparent memory access to prevent the RTI from performing a control register write, a system register read, a last command register read, or a software master reset.
- b. The $\overline{CS}$ pin when at a logic 0 will prevent the RTI itself from doing a memory access; this means that the data bus will remain at high impedance and the address outputs and RAM read/write ($RRD/\overline{RWR}$) will reflect the state of the address inputs and $RD/\overline{WR}$ lines respectively.
- c. The RTI will still be able to assert the $\overline{DMARQ}$ line while $\overline{CS}$ is at a logic 0 although $\overline{MEMCK}$ transitions will not be recognized. This implies that the RTI can still process incoming commands while it is being used by the host. Note that the RTI recognizes $\overline{MEMCK}$ transitions only; therefore, if $\overline{MEMCK}$ is asserted (in response to $\overline{DMARQ}$) while $\overline{CS}$ is at logic 0, it will have to be negated and reasserted when $\overline{CS}$ goes high.

6.5.15 Terminal fail-safe operation.


- a. The RTI has a built in counter that will time out in 730 μs . Detailed timing parameters are shown on figure 11. This timer is activated whenever the encoder is enabled and is about to transmit information on the biphasic outputs. This is indicated by the signal $\overline{TIMERON}$ going to a logic 0.
- b. When the RTI receives a valid command, it will reset the timer during $\overline{COMSTR}$ time and return signal $\overline{TIMERON}$ back to a logic 1. The timer will also reset when it has reached its timeout period or when the RTI is reset.
- c. During external test, the timer will not recognize the $\overline{COMSTR}$ signal and will be allowed to time out so that the host will be able to test its external fail-safe hardware.



NOTES:

1. CS = Command sync.
2. DS = Data sync.
3. SS = Status sync.
4. P = parity bit.


FIGURE 11. Receive command with two data words.



NOTES:

1. T/R = transmit/receive
2. P = parity


FIGURE 12. MIL-STD-1553 word formats.




NOTES:

1. CS = Command sync.
2. DS = Data sync.
3. SS = Status sync.
4. P = parity bit.
5. RRD/RWR = 1.


FIGURE 13. Transmit two data words command.


FIGURE 14. Command word validation timing.



NOTE: $\overline{\text{ADDEN}} = 0$

FIGURE 15. Received data word validation timing.

FIGURE 16. Received last data word validation and response timing.

FIGURE 17. Transmit command response timing.




FIGURE 18. Transmit data timing.




FIGURE 19. Mode command response timing.




FIGURE 20. Message error timeout during normal receive due to missing data words from bus controller.




FIGURE 21. Message error timeout during remote terminal to remote terminal receive (due to no response from the transmitter).

6.6 Logistic support. Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B for Department of Defense (see 1.2.2), lead material and finish A (see 3.4). Longer length leads and lead forming should not affect the part number.

6.7 Data reporting. When specified in the purchase order or contract, a copy of the following data, as applicable, will be supplied.

- Attributes data for all screening tests (see 4.2) and variables data for all static burn-in, dynamic burn-in, and steady-state life tests (see 3.6).
- A copy of each radiograph.
- The technology conformance inspection (TCI) data (see 4.4).
- Parameter distribution data on parameters evaluated during burn-in (see 3.6).
- Final electrical parameters data (see 4.2d).
- RHA delta limits.

6.8 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges, post irradiation performance or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Military device type	Generic-industry type
01	UT1553BRTI
02	UT1553BRTIA

6.9 Changes from previous issue. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extent of the changes.

APPENDIX

DESIGN LIMIT TIMING PARAMETERS

10. SCOPE

10.1 Scope. This appendix contains supplementary timing parameters with associated diagrams for clarification that are to be used as design limits. Due to testing limitations, these parameters cannot be tested, many of these timings are such that it is impractical to do so. This appendix is a mandatory part of the specification and the information contained herein is intended for compliance.

20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

30. DESIGN LIMIT TIMING PARAMETERS 1/

Symbol	Parameter	Min	Max	Units	Figure	Notes
t _{PLH39} t _{PHL39}	Command word mid-parity bit to CH A/B valid	2.58	2.66	μs	14	
t _{PHL40}	Command word mid-parity bit to $\overline{\text{COMSTR}}(\text{L})$ and $\overline{\text{RCV}}(\text{L})$ or $\overline{\text{XMIT}}(\text{L})$	3.58	3.67	μs	14, 17, 19	
t _{WL41}	$\overline{\text{COMSTR}}$ low pulse width	499	502	ns	14	
t _{PHL42}	BRDCST, MC/SA, MCSA, ADDR OUT valid before $\overline{\text{COMSTR}}(\text{L})$ (set-up)	430		ns	14	<u>2/</u>
t _{PHL43}	$\overline{\text{COMSTR}}(\text{L})$ to MES ERR	745	750	ns	14	<u>3/</u>
t _{PLH44}	Received data word mid-parity bit to DMARQ(H)	3.58	3.68	μs	15, 16	
t _{00LH45}	ADDR OUT valid before DMARQ(H)	0.9		μs	15	
t _{PHL46}	1553B response time BIPHASE to BIPHASE OUT	8.80	9.37	μs	16, 17, 19	<u>4/</u>
t _{PLH47}	STATUS(H), RCV(H) before BIPHASE OUT(H)	1.24	1.25	μs	16, 17, 19	
t _{WH48}	STATUS high pulse width	4.48	4.98	μs	16, 17, 19	
t _{PLH49}	Transmit command mid-parity bit to DMARQ(H) for first word to be transmitted	12.05	12.16	μs	17	
t _{PLH50}	DMARQ(H) lead time before mid-data sync of data word to be transmitted	17.15	17.18	μs	18	<u>5/</u>
t _{PLH51}	DMARQ(H) to next DMARQ(H) during transmit		19.92	μs	18	<u>5/</u>
t _{PLH52}	$\overline{\text{XMIT}}(\text{H})$ after last DMARQ(H)	460	500	ns	18	
t _{WL53}	$\overline{\text{XMIT}}$ low pulse width for mode codes without data words	1.0		μs	19	
t _{PLH54}	Illegal mode command mid-parity bit to MES ERR(H)	6.57	6.68	μs	19	<u>6/</u>
t _{PLH55}	Data word mid-parity bit to MES ERR(H) timeout for missing data words during receive	23.50	23.63	μs	20	
t _{PLH56}	Receive command mid-parity bit to MES ERR(H) timeout for no response from the transmitter during RT to RT	55.4	55.5	μs	21	<u>7/</u>

1/ These additional timing parameters are meant to supplement those given in table I. These timing parameters were derived from logic simulations (fast and slow conditions) and are not tested or guaranteed.

2/ The ADDR OUT will contain the 11-bit command word.

3/ MES ERR was high from a previous command. This is part of the status word reset requirements given in MIL-STD-1553. MES ERR will remain high if the current command is a transmit status word or a transmit last command mode code.

4/ In accordance with MIL-STD-1553.

5/ This is true only if DMARQ is acknowledged (via $\overline{\text{MEMCK}}$ by the host within the time constraints given in table I. If these time constraints are exceeded, the RTI will be forced to introduce gaps between the transmitted data words which will be a violation of MIL-STD-1553 with respect to data contiguity.

6/ This refers to mode codes internally decoded within the RTI as illegal.

7/ See notice 2 of MIL-STD-1553.

Custodians:
Army - CR
Navy - EC
Air Force - 11
DLA - CC

Preparing activity:
DLA - CC
(Project 5962-2006-007)

Review activities:
Army - MI, SM
Navy - AS, CG, MC, SH, TD
Air Force - 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using ASSIST Online database at <http://assist.daps.dla.mil>.