

QUALIFICATION
REQUIREMENTS
REMOVED

MIL-M-38510/440C
17 JULY 1986
SUPERSEDING
MIL-M-38510/440B
6 January 1984
(See below)

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, FOUR-BIT MICROPROCESSOR SLICE MONOLITHIC SILICON

This specification is approved for use by all Departments and Agencies of the Department of Defense.

MIL-M-38510/440 (2901A) and MIL-M-38510/440A (2901B) have been replaced with MIL-M-38510/440C (2901C). The new revision of this device is not totally compatible with previous revisions or versions. DO NOT REPLACE previous revisions of this device without first determining electrical compatibility. It should be noted that previous versions of the 2901 are no longer being manufactured.

1. SCOPE

1.1 Scope. This specification covers the detail requirements for a monolithic, silicon, TTL compatible four-bit microprocessor slice (see 6.7). Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number.

1.2 Part number. The part number shall be in accordance with MIL-M-38510, with the exception that the "JAN" or "J" certification shall not be used.

1.2.1 Device type. The device type shall be as follows:

<u>Device type</u>	<u>Circuit</u>
01	Four-bit microprocessor slice

1.2.2 Device class. The device class shall be the product assurance level as defined in MIL-M-38510.

1.2.3 Case outline. The case outline shall be designated as follows:

<u>Outline letter</u>	<u>Case outline (see MIL-M-38510, appendix C)</u>
Q	D-5 (40-lead 0.6" x 2.06"), dual-in-line package
Z	See figure 1 (42-lead 0.62" x 1.06"), flat package

1.3 Absolute maximum ratings.

Supply voltage range	- - - - -	-0.5 V dc to +7.0 V dc
Input voltage range	- - - - -	-0.5 V dc at -12 mA to +5.5 V dc
Storage temperature range	- - - - -	-65°C to +150°C
Maximum power dissipation (P _D) 1/	- - - - -	1.6 W
Lead temperature (soldering, 10 seconds)	- - - - -	+300°C
Thermal resistance, junction-to-case (θ _{JC}):		
Case Q	- - - - -	0.03°C/mW
Case Z	- - - - -	0.04°C/mW
Junction temperature (T _J) 2/	- - - - -	+175°C

1/ Must withstand the added P_D due to short circuit test (e.g., I_{OS}).

2/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions per method 5004 of MIL-STD-883.

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center (RBE-2), Griffiss AFB, NY 13441, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

1.4 Recommended operating conditions.

Supply voltage (V_{CC})	- - - - -	4.5 V dc minimum to 5.5 V dc maximum
Minimum high-level input voltage (V_{IH})	- -	2.0 V dc
Maximum low-level input voltage (V_{IL})	- -	0.8 V dc
Case operating temperature range (T_C)	- -	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 Government documents.

2.1.1 Specification and standard. The following specification and standard form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents shall be those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by contractors in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein (except for associated detail specifications, specification sheets or MS standards), the text of this specification shall take precedence. Nothing in this specification, however, shall supersede applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Detail specification. The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Case outline. The case outline shall be as specified in 1.2.3.

3.2.2 Terminal connections and pin designations. The terminal connections and pin designations shall be as specified on figure 2.

3.2.3 Logic block diagram. The logic block diagram shall be as specified on figure 3.

3.2.4 Truth tables and logic equations. The truth tables and logic equations shall be as specified on figure 4.

3.3 Lead material and finish. The lead material and finish shall be in accordance with MIL-M-38510 and 6.4 herein.

3.4 Electrical performance characteristics. The electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range, unless otherwise specified.

3.5 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$			Limits		Unit
					Min	Max	
High level output voltage	V_{OH1}	$V_{CC} = 4.5\text{ V}$ $V_{IN} = 2.0\text{ V},$ 0.8 V		$I_{OH} = -1.6\text{ mA}$ Y_0, Y_1, Y_2, Y_3	2.4	4.2	V
	V_{OH3}			$I_{OH} = -1.0\text{ mA},$ C_{n+4}	2.4	4.2	
	V_{OH2}			$I_{OH} = -800\text{ }\mu\text{A},$ $OVR, \overline{P}$	2.4	4.2	
	V_{OH4}			$I_{OH} = -600\text{ }\mu\text{A},$ F_3	2.4	4.2	
	V_{OH4}			$I_{OH} = -600\text{ }\mu\text{A}$ $RAM_{0,3}, Q_{0,3}$	2.4	4.2	
	V_{OH1}			$I_{OH} = -1.6\text{ mA}, \overline{G}$	2.4	4.2	
Output leakage current for $F = 0$ output	I_{CEX}	$V_{CC} = 4.5\text{ V},$ $V_{OH} = 5.5\text{ V},$ $V_{IN} = 2.0\text{ V},$ 0.8 V			-40	250	μA
Low level output voltage	V_{OL1}	$V_{CC} = 4.5\text{ V}$ $V_{IN} = 2.0\text{ V},$ 0.8 V	$F = 0$	$I_{OL} = 16\text{ mA}$	0	0.5	V
	V_{OL1}		$Y_0, Y_1,$ Y_2, Y_3	$I_{OL} = 16\text{ mA}$	0	0.5	
	V_{OL1}		$\overline{G}$	$I_{OL} = 16\text{ mA}$	0	0.5	
	V_{OL3}		C_{n+4}	$I_{OL} = 10\text{ mA},$	0	0.5	
	V_{OL2}		$OVR, \overline{P}$	$I_{OL} = 8.0\text{ mA}$	0	0.5	
	V_{OL4}		$F_3, RAM_{0,3},$ $Q_{0,3}$	$I_{OL} = 6.0\text{ mA}$	0	0.5	
Input clamp voltage	V_{IC}	$V_{CC} = 4.5\text{ V}$ $I_{IN} = -18\text{ mA}$			-0.4	-1.5	V

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C		Limits		Unit	
				Min	Max		
Low level input current	I _{IL1}	V _{CC} = 5.5 V, V _{IN} = 0.5 V	Clock, $\overline{OE}$	+0.02	-0.36	mA	
	I _{IL2}		A ₀ , A ₁ , A ₂ , A ₃ , Clock	+0.02	-0.36		
			B ₀ , B ₁ , B ₂ , B ₃	+0.02	-0.36		
	I _{IL3}		D ₀ , D ₁ , D ₂ , D ₃	+0.05	-0.72		
	I _{IL1}		I ₀ , I ₁ , I ₂ , I ₆ , I ₈	+0.02	-0.36		
	I _{IL4}		I ₃ , I ₄ , I ₅ , I ₇	+0.05	-0.72		
	I _{IL5}		RAM _{0,3} , Q _{0,3} <u>1/</u>	+0.05	-0.8		
	I _{IL6}		C _n	+0.05	-3.6		
High level input current	I _{IH1}	V _{CC} = 5.5 V, V _{IN} = 2.7 V	Clock, $\overline{OE}$	-10	20	μA	
			A ₀ , A ₁ , A ₂ , A ₃	-10	20		
			B ₀ , B ₁ , B ₂ , B ₃	-10	20		
	I _{IH2}		D ₀ , D ₁ , D ₂ , D ₃	-10	40		
	I _{IH1}		I ₀ , I ₁ , I ₂ , I ₆ , I ₈	-10	20		
	I _{IH2}		I ₃ , I ₄ , I ₅ , I ₇	-10	40		
	I _{IH3}		RAM _{0,3} , Q _{0,3} <u>1/</u>	-10	100		
	I _{IH4}		C _n	-40	200		
High impedance state output current	I _{ZH1}	V _{CC} = 5.5 V	Y ₀ , Y ₁ , Y ₂ , Y ₃	V _O = 2.4 V	-50	50	μA
	I _{ZL1}			V _O = 0.5 V	+50	-50	
	I _{ZH2}		RAM _{0,3} Q _{0,3}	V _O = 2.4 V	-40	100	
	I _{ZL2}			V _O = 0.5 V	20	-800	
Output short circuit current <u>2/</u>	I _{OS}	V _{CC} = 5.5 V, V _O = 0 V	Y ₀ , Y ₁ , Y ₂ , Y ₃ , $\overline{G}$	-30	-85	mA	
			C _{n+4}	-30	-85		
			OVR, $\overline{P}$	-30	-85		
			F ₃	-30	-85		
			RAM _{0,3} , Q _{0,3}	-30	-85		

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$	Limits		Unit
			Min	Max	
Power supply current	I_{CC}	$V_{CC} = 5.5 \text{ V}$	100	280	mA
A ₃ -A ₀ setup time to positive edge of clock	t_{SHL1}	$C_L = 50 \pm 5 \text{ pF}$ all outputs	35		ns
	t_{SLH1}		35		ns
A ₃ -A ₀ setup time to negative edge of clock	t_{SHL2}		20		ns
	t_{SLH2}		20		ns
B ₃ -B ₀ (source) setup time to positive edge of clock	t_{SHL3}		35		ns
	t_{SLH3}		35		ns
B ₃ -B ₀ (source) setup time to negative edge of clock	t_{SHL4}		20		ns
	t_{SLH4}		20		ns
B ₃ -B ₀ (DEST) setup time to negative edge of clock	t_{SHL5}		18		ns
	t_{SLH5}		18		ns
D ₃ -D ₀ (arithmetic mode) setup time to positive edge of clock	t_{SHL6}		30		ns
	t_{SLH6}		30		ns
D ₃ -D ₀ (I = X37) setup time to positive edge of clock	t_{SHL7}		30		ns
	t_{SLH7}		30		ns
C _n setup time to positive edge of clock	t_{SHL8}		25		ns
	t_{SLH8}		25		ns
I ₂ -I ₀ setup time to positive edge of clock	t_{SHL9}		35		ns
	t_{SLH9}		35		ns
I ₅ -I ₃ setup time to positive edge of clock	t_{SHL10}		35		ns
	t_{SLH10}		35		ns
I ₈ -I ₆ setup time to negative edge of clock	t_{SHL11}		15		ns
	t_{SLH11}		15		ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$	Limits		Unit
			Min	Max	
Q ₃ ,Q ₀ setup time to positive edge of clock	t _{SHL12}	C _L = 50 ±5 pF all outputs	17		ns
	t _{SLH12}		17		ns
RAM ₃ , RAM ₀ setup time to positive edge of clock	t _{SHL13}		17		ns
	t _{SLH13}		17		ns
A ₃ -A ₀ hold time from positive edge of clock	t _{HHL1}		4		ns
	t _{HHL1}		4		ns
B ₃ -B ₀ hold time from positive edge of clock	t _{HHL2}		4		ns
	t _{HHL2}		4		ns
D ₃ -D ₀ hold time from positive edge of clock	t _{HHL3}		2		ns
	t _{HHL3}		2		ns
C _n hold time from positive edge of clock	t _{HHL4}		2		ns
	t _{HHL4}		2		ns
I ₈ -I ₀ hold time from positive edge of clock	t _{HHL5}		2		ns
	t _{HHL5}		2		ns
Q ₃ ,Q ₀ hold time from positive edge of clock	t _{HHL6}		4		ns
	t _{HHL6}		4		ns
RAM ₃ ,RAM ₀ hold time from positive edge of clock	t _{HHL7}		4		ns
	t _{HHL7}		4		ns
Delay from A ₃ -A ₀ to Y ₃ -Y ₀	t _{PHL1}	R _L = 68Ω R = 1.5 kΩ		53	ns
	t _{PLH1}	Y ₃ -Y ₀ , $\bar{C}$ C _L = 50 ±5 pF all outputs		53	ns
Delay from A ₃ -A ₀ to F ₃	t _{PHL2}	R _L = 110Ω R = 2.4 kΩ		53	ns
	t _{PLH2}	C _{n+4} C _L = 50 ±5 pF all outputs		53	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$	Limits		Unit
			Min	Max	
Delay from A_3-A_0 to C_{n+4}	t_{PHL3}	$R_L = 140\Omega$ $R = 3.0\text{ k}\Omega$		53	ns
	t_{PLH3}	OVR, $\bar{P}$ $C_L = 50 \pm 5\text{ pF}$ all outputs		53	ns
Delay from A_3-A_0 to $\bar{G}$ and $\bar{P}$	t_{PHL4}	$R_L = 190\Omega$ $R_1 = 4.0\text{ k}\Omega$		49	ns
	t_{PLH4}	F_3 $C_L = 50 \pm 5\text{ pF}$ all outputs		49	ns
Delay from A_3-A_0 to $F = 0$	t_{PHL5}	$R_L = 190\Omega$ $R = 1.0\text{ k}\Omega$		53	ns
	t_{PLH5}	$RAM_{3,0}, Q_{3,0}$ $C_L = 50 \pm 5\text{ pF}$ all outputs		53	ns
Delay from A_3-A_0 to OVR	t_{PHL6}	$R_L = 316\Omega$ $F = 0$		53	ns
	t_{PLH6}	$C_L = 50 \pm 5\text{ pF}$ all outputs		53	ns
Delay from A_3-A_0 to RAM_3 and RAM_0	t_{PHL7}	$C_L = 50 \pm 5\text{ pF}$ all outputs		53	ns
	t_{PLH7}			53	ns
Delay from B_3-B_0 to Y_3-Y_0	t_{PHL8}			53	ns
	t_{PLH8}			53	ns
Delay from B_3-B_0 to F_3	t_{PHL9}			53	ns
	t_{PLH9}			53	ns
Delay from B_3-B_0 to C_{n+4}	t_{PHL10}			53	ns
	t_{PLH10}			53	ns
Delay from B_3-B_0 to $\bar{G}$ and $\bar{P}$	t_{PHL11}			49	ns
	t_{PLH11}			49	ns
Delay from B_3-B_0 to $F = 0$	t_{PHL12}			53	ns
	t_{PLH12}			53	ns
Delay from B_3-B_0 to OVR	t_{PHL13}	$R_L = 68\Omega$ $R = 1.5\text{ k}\Omega$		53	ns
	t_{PLH13}	$Y_3-Y_0, \bar{G}$ $C_L = 50 \pm 5\text{ pF}$ all outputs		53	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$	Limits		Unit
			Min	Max	
Delay from B_3-B_0 to RAM_3 and RAM_0	t_{PHL14}	$R_L = 110\Omega$ $R = 2.4 \text{ k}\Omega$		53	ns
	t_{PLH14}	C_{n+4} $C_L = 50 \pm 5 \text{ pF}$ all outputs		53	ns
Delay from D_3-D_0 (ARITH) to Y_3-Y_0	t_{PHL15}	$R_L = 140\Omega$ $R = 3.0 \text{ k}\Omega$		42	ns
	t_{PLH15}	$\text{OVR}, \bar{P}$ $C_L = 50 \pm 5 \text{ pF}$ all outputs		42	ns
Delay from D_3-D_0 (ARITH) to F_3	t_{PHL16}	$R_L = 190\Omega$ $R_1 = 4.0 \text{ k}\Omega$		42	ns
	t_{PLH16}	F_3 $C_L = 50 \pm 5 \text{ pF}$ all outputs		42	ns
Delay from D_3-D_0 (ARITH) to C_{n+4}	t_{PHL17}	$R_L = 190\Omega$ $R = 1.0 \text{ k}\Omega$		42	ns
	t_{PLH17}	$\text{RAM}_{3,0}, Q_{3,0}$ $C_L = 50 \pm 5 \text{ pF}$ all outputs		42	ns
Delay from D_3-D_0 (ARITH) to $\bar{G}$ and $\bar{P}$	t_{PHL18}	$R_L = 316\Omega$ $F = 0$		40	ns
	t_{PLH18}	$C_L = 50 \pm 5 \text{ pF}$ all outputs		40	ns
Delay from D_3-D_0 (ARITH) to $F = 0$	t_{PHL19}	$C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH19}			45	ns
Delay from D_3-D_0 (ARITH) to OVR	t_{PHL20}			42	ns
	t_{PLH20}			42	ns
Delay from D_3-D_0 (ARITH) to RAM_3 and RAM_0	t_{PHL21}			42	ns
	t_{PLH21}			42	ns
Delay from D_3-D_0 ($I = X37$) to Y_3-Y_0	t_{PHL22}			42	ns
	t_{PLH22}			42	ns
Delay from D_3-D_0 ($I = X37$) to F_3	t_{PHL23}			42	ns
	t_{PLH23}			42	ns
Delay from D_3-D_0 ($I = X37$) to $F = 0$	t_{PHL24}			45	ns
	t_{PLH24}			45	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$	Limits		Unit
			Min	Max	
Delay from D ₃ -D ₀ (I = X37) to RAM ₃ and RAM ₀	t _{PHL25}	R _L = 68Ω R = 1.5 kΩ		42	ns
	t _{PLH25}	Y ₃ -Y ₀ , $\bar{G}$ C _L = 50 ±5 pF all outputs		42	ns
Delay from C _n to Y ₃ -Y ₀	t _{PHL26}	R _L = 110Ω R = 2.4 kΩ		30	ns
	t _{PLH26}	C _{n+4} C _L = 50 ±5 pF all outputs		30	ns
Delay from C _n to F ₃	t _{PHL27}	R _L = 140Ω R = 3.0 kΩ		30	ns
	t _{PLH27}	OVR, $\bar{P}$ C _L = 50 ±5 pF all outputs		30	ns
Delay from C _n to C _{n+4}	t _{PHL28}	R _L = 190Ω R ₁ = 4.0 kΩ		25	ns
	t _{PLH28}	F ₃ C _L = 50 ±5 pF all outputs		25	ns
Delay from C _n to F = 0	t _{PHL29}	R _L = 190Ω R = 1.0 kΩ		33	ns
	t _{PLH29}	RAM _{3,0} , Q _{3,0} C _L = 50 ±5 pF all outputs		33	ns
Delay from C _n to OVR	t _{PHL30}	R _L = 316Ω F = 0		30	ns
	t _{PLH30}	C _L = 50 ±5 pF all outputs		30	ns
Delay from C _n to RAM ₃ and RAM ₀	t _{PHL31}	C _L = 50 ±5 pF all outputs		33	ns
	t _{PLH31}			33	ns
Delay from I ₂ -I ₀ to Y ₃ -Y ₀	t _{PHL32}			45	ns
	t _{PLH32}			45	ns
Delay from I ₂ -I ₀ to F ₃	t _{PHL33}			45	ns
	t _{PLH33}			45	ns
Delay from I ₂ -I ₀ to C _{n+4}	t _{PHL34}			45	ns
	t _{PLH34}			45	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$	Limits		Unit
			Min	Max	
Delay from I_2-I_0 to $\bar{G}$ and $\bar{P}$	t_{PHL35}	$C_L = 50 \pm 5 \text{ pF}$ all outputs		50	ns
	t_{PLH35}			50	ns
Delay from I_2-I_0 to $F = 0$	t_{PHL36}			49	ns
	t_{PLH36}			49	ns
Delay from I_2-I_0 to OVR	t_{PHL37}			45	ns
	t_{PLH37}			45	ns
Delay from I_2-I_0 to RAM_3 and RAM_0	t_{PHL38}	$R_L = 68\Omega$ $R = 1.5 \text{ k}\Omega$ Y_3-Y_0, G $C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH38}			45	ns
Delay from I_5-I_3 to Y_3-Y_0	t_{PHL39}	$R_L = 110\Omega$ $R = 2.4 \text{ k}\Omega$ C_{n+4} $C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH39}			45	ns
Delay from I_5-I_3 to F_3	t_{PHL40}	$R_L = 140\Omega$ $R = 3.0 \text{ k}\Omega$ OVR, $\bar{P}$ $C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH40}			45	ns
Delay from I_5-I_3 to C_{n+4}	t_{PHL41}	$R_L = 190\Omega$ $R_1 = 4.0 \text{ k}\Omega$ F_3 $C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH41}			45	ns
Delay from I_5-I_3 to $\bar{G}, \bar{P}$	t_{PHL42}	$R_L = 190\Omega$ $R = 1.0 \text{ k}\Omega$ $RAM_{3,0}, Q_{3,0}$ $C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH42}			45	ns
Delay from I_5-I_3 to $F = 0$	t_{PHL43}	$R_L = 316\Omega$ $F = 0$ $C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH43}			45	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$	Limits		Unit
			Min	Max	
Delay from I_5 - I_3 to OVR	t_{PHL44}	$C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH44}			45	ns
Delay from I_5 - I_3 to RAM_3 and RAM_0	t_{PHL45}			45	ns
	t_{PLH45}			45	ns
Delay from I_8 - I_6 to Y_3 - Y_0	t_{PHL46}			35	ns
	t_{PLH46}			35	ns
Delay from A_3 - A_0 ($I = 2XX$) to Y_3 - Y_0	t_{PHL47}			45	ns
	t_{PLH47}			45	ns
Delay from CP to Y_3 - Y_0	t_{PHL48}			45	ns
	t_{PLH48}			45	ns
Delay from CP to F_3	t_{PHL49}			45	ns
	t_{PLH49}			45	ns
Delay from CP to C_{n+4}	t_{PHL50}			45	ns
	t_{PLH50}			45	ns
Delay from CP to $\bar{G}$ and $\bar{P}$	t_{PHL51}	$R_L = 68\Omega$ $R = 1.5 \text{ k}\Omega$ Y_3 - Y_0 , $\bar{G}$ $C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH51}			45	ns
Delay from CP to $F = 0$	t_{PHL52}	$R_L = 110\Omega$ $R = 2.4 \text{ k}\Omega$ C_{n+4} $C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH52}			45	ns
Delay from CP to OVR	t_{PHL53}	$R_L = 140\Omega$ $R = 3.0 \text{ k}\Omega$ OVR, $\bar{P}$ $C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH53}			45	ns
Delay from CP to RAM_3 and RAM_0	t_{PHL54}	$R_L = 190\Omega$ $R_1 = 4.0 \text{ k}\Omega$ F_3 $C_L = 50 \pm 5 \text{ pF}$ all outputs		45	ns
	t_{PLH54}			45	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$	Limits		Unit
			Min	Max	
Delay from CP to Q_3 and Q_0	t_{PHL55}	$R_L = 190\Omega$ $R = 1.0\text{ k}\Omega$		38	ns
	t_{PLH55}	$R_{AM3,0}, Q_{3,0}$ $C_L = 50 \pm 5\text{ pF}$ all outputs		38	ns
Delay from $\overline{OE}$ to Y_3-Y_0	t_{PZL1}	$R_L = 316\Omega$ $F = 0$		30	ns
	t_{PZH1}	$C_L = 50 \pm 5\text{ pF}$ all outputs		30	ns
Delay from I_8 to RAM_3 and RAM_0	t_{PZL2}	$C_L = 50 \pm 5\text{ pF}$ all outputs		35	ns
	t_{PZH2}			35	ns
Delay from I_8 to Q_3 and Q_0	t_{PZL3}			35	ns
	t_{PZH3}			35	ns
Delay from $\overline{OE}$ to Y_3-Y_0 Float	t_{PLZ1}			30	ns
	t_{PHZ1}			30	ns
Delay from I_8 to RAM_3 and RAM_0 Float	t_{PLZ2}			34	ns
	t_{PHZ2}			34	ns
Delay from I_8 to Q_3 and Q_0 float	t_{PLZ3}			34	ns
	t_{PHZ3}			34	ns
Minimum clock low time	t_{PWL}			20	ns
Minimum clock high time	t_{PWH}			20	ns

- 1/ These are three-state outputs internally connected to TTL inputs. The tristate condition must be OFF.
- 2/ Not more than one output should be shorted at a time. Duration of the short circuit test shall not exceed 1 second.

3.6 Marking. Marking shall be in accordance with MIL-M-38510 and 1.2 herein. The "JAN" or "J" certification mark shall not be used.

3.7 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 107 (see MIL-M-38510, appendix E).

3.8 Certification. Certification in accordance with MIL-M-38510 is not required by this device.

3.9 Manufacturer eligibility. To be eligible to supply microcircuits to this specification, a manufacturer shall have a manufacturer certification in accordance with MIL-M-38510 for at least one line, not necessarily the line producing the device type described herein.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (see table III)	
	Class S devices	Class B devices
Interim electrical parameters (method 5004)	1,7	1,7
Final electrical test parameters (method 5004)	1*,2,3,7*, 8,9,10,11	1*,2,3,7*, 8,9**
Group A test requirements (method 5005)	1,2,3,7,8, 9,10,11	1,7,8,9**, 10,11,2,3
Group B test requirements (method 5005) subgroup 5	1,2,3,7,8, 9,10,11	N/A
Groups C and D end-point electrical parameters (method 5005)	1,2,3,7,8	1,2,3,7,8
Additional electrical subgroups for groups C and D period 1C inspections	None	None

*PDA applies to subgroups 1 and 7 (see 4.2c).


**Subgroup 9 is run concurrently with subgroup 7 with a combined LTPD of 5.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-M-38510 and methods 5005 and 5007, as applicable, of MIL-STD-883, except as modified herein.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in (method 1015 of MIL-STD-883).
 - (1) Test condition C, using the circuit shown on figure 5, or equivalent.
 - (2) $T_A = +125^{\circ}\text{C}$ minimum.
- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. The percent defective allowable (PDA) shall be as specified in MIL-M-38510.
- d. Constant acceleration in accordance with test condition D of method 2001 of MIL-STD-883.



Ltr	Inches		Millimeters		Notes
	Min	Max	Min	Max	
A	.070	.115	1.78	2.92	
b	.017	.023	.43	.58	5
c	.006	.012	.15	.30	5
D	1.030	1.090	26.16	27.69	
E	.600	.660	15.24	16.76	
E ₁	---	.690	---	17.53	3
e	.045	.055	1.14	1.40	4,6
L	.250	.370	6.35	9.40	
L ₁	1.300	1.370	33.02	34.80	
Q	.020	.060	.51	1.52	2
S	.005	---	.13	---	7

NOTES:

1. Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. Dimension Q shall be measured at the point of exit of the lead from the body.
3. This dimension allows for off-center lid, meniscus and glass overrun.
4. The basic pin spacing is .050 (1.25 mm) between centerlines. Each pin centerline shall be located within ± 0.005 (.13 mm) of its exact longitudinal position relative to pins 1 and 42.
5. All leads - Increase maximum limit by .003 (.08 mm) measured at the center of the flat, when lead finish A is applied.
6. Forty spaces.
7. Applies to all four corners (leads number 1, 21, 22, and 42).
8. Configuration 2 is optional. If this configuration is used, no organic or polymeric materials shall be molded to the top of the package to cover the leads.

FIGURE 1. Case outline Z (42-lead, 0.6" x 1.0").

Device type 01

Case outline Q				Case outline Z			
A ₃	1	40	$\overline{OE}$	I ₈	1	42	I ₆
A ₂	2	39	Y ₃	I ₇	2	41	A ₀
A ₁	3	38	Y ₂	RAM ₃	3	40	A ₁
A ₀	4	37	Y ₁	NC	4	39	A ₂
I ₆	5	36	Y ₀	RAM ₀	5	38	A ₃
I ₈	6	35	$\overline{P}$	VCC	6	37	$\overline{OE}$
I ₇	7	34	OVR	F=0	7	36	Y ₃
RAM ₃	8	33	C _n +4	I ₀	8	35	Y ₂
RAM ₀	9	32	$\overline{G}$	I ₁	9	34	Y ₁
VCC	10	31	F ₃	I ₂	10	33	Y ₀
F=0	11	30	GND	CP	11	32	$\overline{P}$
I ₀	12	29	C _n	NC	12	31	OVR
I ₁	13	28	I ₄	Q ₃	13	30	C _n +4
I ₂	14	27	I ₅	B ₀	14	29	$\overline{G}$
CP	15	26	I ₃	B ₁	15	28	F ₃
Q ₃	16	25	D ₀	B ₂	16	27	GND
B ₀	17	24	D ₁	B ₃	17	26	C _n
B ₁	18	23	D ₂	Q ₀	18	25	I ₄
B ₂	19	22	D ₃	D ₃	19	24	I ₅
B ₃	20	21	Q ₀	D ₂	20	23	I ₃
				D ₁	21	22	D ₀

FIGURE 2. Terminal connections.




FIGURE 3. Logic block diagram.

DEVICE TYPE 01

Micro code				ALU source operands	
I ₂	I ₁	I ₀	Octal code	R	S
L	L	L	0	A	Q
L	L	H	1	A	B
L	H	L	2	O	B
L	H	H	3	O	B
H	L	L	4	O	A
H	L	H	5	D	A
H	H	L	6	D	Q
H	H	H	7	D	O

ALU source operand control.

Micro code				ALU Function	Symbol
I ₅	I ₄	I ₃	Octal code		
L	L	L	0	R Plus S	R + S
L	L	H	1	S Minus R	S - R
L	H	L	2	R Minus S	R - S
L	H	H	3	R OR S	R ∨ S
H	L	L	4	R AND S	R ∧ S
H	L	H	5	$\overline{R}$ AND S	$\overline{R} \wedge S$
H	H	L	6	R EX-OR S	R ⊕ S
H	H	H	7	R EX-NOR S	$\overline{R \oplus S}$

ALU function control.

Micro code				RAM Function		Q-REG Function		Y Output	RAM Shifter		Q Shifter	
I ₈	I ₇	I ₆	Octal code	Shift	Load	Shift	Load		RAM ₀	RAM ₃	Q ₀	Q ₃
L	L	L	0	X	None	None	F → Q	F	X	X	X	X
L	L	H	1	X	None	X	None	F	X	X	X	X
L	H	L	2	None	F → B	X	None	A	X	X	X	X
L	H	H	3	None	F → B	X	None	F	X	X	X	X
H	L	L	4	Down	F/2 → B	Down	Q/2 → Q	F	F ₀	IN ₃	Q ₀	IN ₃
H	L	H	5	Down	F/2 → B	X	None	F	F ₀	IN ₃	Q ₀	X
H	H	L	6	Up	2F → B	Up	2Q → Q	F	IN ₀	F ₃	IN ₀	Q ₃
H	H	H	7	Up	2F → B	X	None	F	IN ₀	F ₃	X	Q ₃

X = Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.

B = Register Addressed by B inputs.

Up is toward MSB; Down is toward LSB.

ALU destination control.

FIGURE 4. Truth tables and logic equations.


DEVICE TYPE 01

0 c t a l I₅ 4 3		I ₂₁₀ Octal	0	1	2	3	4	5	6	7
		ALU Source ALU Function	A,Q	A,B	0,Q	0,B	0,A	D,A	D,Q	D,0
0	C _n = L	R Plus S	A+Q	A+B	Q	B	A	D+A	D+Q	D
	C _n = H		A+Q+1	A+B+1	Q+1	B+1	A+1	D+A+1	D+Q+1	D+1
1	C _n = L	S Minus R	Q-A-1	B-A-1	Q-1	B-1	A-1	A-D-1	Q-D-1	-D-1
	C _n = H		Q-A	B-A	Q	B	A	A-D	Q-D	-D
2	C _n = L	R Minus S	A-Q-1	A-B-1	-Q-1	-B-1	-A-1	D-A-1	D-Q-1	D-1
	C _n = H		A-Q	A-B	-Q	-B	-A	D-A	D-Q	D
3	R OR S		A ∨ Q	A ∨ B	Q	B	A	D ∨ A	D ∨ Q	D
4	R AND S		A ∧ Q	A ∧ B	0	0	0	D ∧ A	D ∧ Q	0
5	$\bar{R}$ AND S		$\bar{A} \wedge Q$	$\bar{A} \wedge B$	Q	B	A	$\bar{D} \wedge A$	$\bar{D} \wedge Q$	0
6	R EX-OR S		A ⊕ Q	A ⊕ B	Q	B	A	D ⊕ A	D ⊕ Q	D
7	R EX-NOR S		$\overline{A \oplus Q}$	$\overline{A \oplus B}$	$\bar{Q}$	$\bar{B}$	$\bar{A}$	$\overline{D \oplus A}$	$\overline{D \oplus Q}$	$\bar{D}$

+ = Plus; - = Minus; ∨ = OR; ∧ = AND; ⊕ = EX-OR

Source operand and ALU function matrix.

FIGURE 4. Truth tables and logic equations - Continued.




NOTES:

1. All resistors are $270\Omega \pm 5\%$.
2. V_{CC} shall be no less than 4.5 V and no greater than 5.5 V.

FIGURE 5. Static burn-in circuit - case outline Q.

Alternate Condition "A"

Case outline Q




NOTES:

1. C1 = .1 μ F.
2. R1 = 267 Ω $\pm$ 5%, R2 = 422 Ω $\pm$ 5%.
3. VCC shall be no less than 4.5 V and no greater than 5.5 V.

FIGURE 5. Static burn-in circuit - Continued.

Alternate Condition "C"

Case outline Z



NOTES:

1. $C1 = .1 \mu F$.
2. $R1 = 267\Omega \pm 5\%$, $R2 = 422\Omega \pm 5\%$.
3. V_{CC} shall be no less than 4.5 V and no greater than 5.5 V.

FIGURE 5. Static burn-in circuit - Continued.

TABLE IIIA. Group A Inspection.
Terminal conditions (input only pins not designated must be ≥ 2.0 V or < 0.8 V). 1/

Subgroup	Symbol	Case Q	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
1 T _C = +25°C	MIL-STD-883 Method	Case Z	38	39	40	41	42	1	2	3	5	6	7	8	9	10	11	13	14	15	16	17
	Test no.	A3	A2	A1	A0	I ₅	I ₆	I ₉	I ₇	IRAM ₃	IRAM ₀	V _{CC}	F = 0	I ₀	I ₁	I ₂	CP	Q ₃	B ₀	B ₁	B ₂	B ₃
	I _{CC}	3005	1	GND	GND	GND	GND	GND	5.5 V	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	GND	GND	GND	GND	GND
		2/					GND	GND	GND	GND		4.5 V		4.5 V	4.5 V	4.5 V	3/					
	V _{OH4}	3006	2				2.0 V	2.0 V	0.8 V		-0.5 mA	"		2.0 V	2.0 V	2.0 V	2.0 V					
		"	3				"	"	0.8 V		-0.6 mA	"		"	"	"	"	2.0 V				
		"	4				"	"	2.0 V			"		"	"	"	"	2.0 V	-0.6 mA			
		"	5				"	"	2.0 V			"		"	"	"	"	2.0 V				
		2/					4.5 V	GND	4.5 V			"		4.5 V	4.5 V	4.5 V	3/	GND	GND	GND	GND	GND
			6				2.0 V	0.8 V	2.0 V			"		2.0 V	2.0 V	2.0 V						
	V _{OH1}	3006	7	0.8 V	0.8 V	0.8 V	0.3 V					"		2.0 V	0.8 V	0.8 V	2.0 V			0.8 V	0.8 V	0.8 V
		2/					4.5 V	GND	4.5 V					4.5 V	4.5 V	4.5 V	3/	GND	GND	GND	GND	GND
	V _{OH3}	3006	8	0.8 V	0.8 V	0.8 V	0.3 V					"		2.0 V	0.8 V	0.8 V	2.0 V			0.8 V	0.8 V	0.8 V
		"	9	0.8 V	0.8 V	0.8 V	0.3 V					"		2.0 V	0.8 V	0.8 V	2.0 V			0.8 V	0.8 V	0.8 V
		2/					4.5 V	GND	4.5 V					4.5 V	4.5 V	4.5 V	3/	GND	GND	GND	GND	GND
	V _{OH2}	3006	10	0.8 V	0.8 V	0.8 V	0.3 V					"		2.0 V	0.8 V	0.8 V	2.0 V			0.8 V	0.8 V	0.8 V
		"	11				2.0 V	2.0 V	2.0 V					"	2.0 V	2.0 V						
		"	12				"	"	"					"	"	"	"					
		"	13				"	"	"					"	"	"	"					
		"	14				"	"	"					"	"	"	"					
	I _{CEX}		15				"	0.8 V	"				"	5.5 V	"	"	"					
		2/					GND	GND	GND	GND			"		4.5 V	4.5 V	4.5 V	3/				
	V _{OL4}	3007	16				2.0 V	2.0 V	0.8 V		6 mA	"			2.0 V	2.0 V	2.0 V					
		"	17				"	"	0.8 V			"			"	"	"					
		"	18				"	"	2.0 V		6 mA	"			"	"	"					
		"	19				"	"	"			"			"	"	"					
	V _{OL1}	"	20				"	0.8 V	"				"	16 mA	"	"	"					
		2/					4.5 V	GND	4.5 V				"		4.5 V	4.5 V	4.5 V	3/	GND	GND	GND	GND
	V _{OL4}	3007	21				2.0 V	0.8 V	2.0 V				"		2.0 V	2.0 V	2.0 V					

See footnotes at end of table.

TABLE IIIA. Group A inspection - Continued.

[illegible]

See footnotes at end of table.

TABLE IIIA, Group A inspection - Continued.
Terminal conditions (input pins not designated must be 2.0 V or <0.8 V), 1/

Subgroup	Symbol	ML-STD-883 Method	Case Q	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
1 T _C = +25°C	V _{OL1}	3007	20	0.8 V	0.5 V	0.8 V	0.8 V						4.5 V		2.0 V	0.8 V	0.8 V	2.0 V		0.8 V	0.8 V	0.8 V	0.8 V
		2/						4.5 V	GND	4.5 V					4.5 V	4.5 V	4.5 V	3/		GND	GND	GND	GND
	V _{OL3}		23	0.8 V	0.3 V	0.5 V	0.9 V								2.0 V	0.8 V	0.8 V	2.0 V		0.8 V	0.8 V	0.8 V	0.8 V
	V _{OL2}		24	0.8 V	0.8 V	0.8 V	0.8 V								2.0 V	0.8 V	0.8 V			0.8 V	0.8 V	0.8 V	0.8 V
		2/						4.5 V	GND	4.5 V					4.5 V	4.5 V	4.5 V	3/		GND	GND	GND	GND
			25	0.8 V	0.8 V	0.8 V	0.8 V								2.0 V	0.8 V	0.8 V	2.0 V		0.8 V	0.8 V	0.8 V	0.8 V
	V _{OL1}	3007	26					2.0 V	0.8 V	0.8 V					"	2.0 V	2.0 V						
		"	27					"	"	"					"	"	"						
		"	28					"	"	"					"	"	"						
		"	29					"	"	"					"	"	"						
	I _{ZH1}		30					4.5 V	GND	GND			5.5 V		4.5 V	4.5 V	4.5 V						
			31					"	"	"			"		"	"	"						
			32					GND	"	"			"		"	"	"	3/					
			33					"	"	"			"		"	"	"						
	I _{ZH2}		34					"	"	"	2.4 V		"		"	"	"			2.4 V			
			35					"	"	"	"		"		"	"	"						
			36					"	"	"	"		"		"	"	"						
			37					"	"	"	"		"		"	"	"						
	I _{ZL1}		38					4.5 V	"	"			"		"	"	"						
			39					"	"	"			"		"	"	"						
	I _{ZL2}		40					GND	"	"			"		"	"	"	3/					
			41					"	"	"			"		"	"	"						
			42					"	"	"	0.5 V		"		"	"	"						
			43					"	"	"	"		"		"	"	"			0.5 V			
			44					"	"	"	"		"		"	"	"						
			45					"	"	"	"		"		"	"	"						
	I _{IH1}	3010	46	2.7 V	2.7 V	2.7 V	2.7 V																
		"	47																				
		"	48																				
		"	49																				
		"	50																				
		"	51																				
		"	52																				
		"	53																				
		"	54																				
		"	55																				
		"	56																				
		"	57																				
		"	58																				
		"	59																				

See footnotes at end of table.

TABLE IIIA. Group A inspection - Continued.
Terminal conditions (input pins not designated must be ≥ 2.0 V or ≤ 0.8 V), 1/

Case Q	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	Measured terminal	Limits	Unit
Case Z	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	Measured terminal	Min	Max
Test no.	Q ₀	D ₃	D ₂	D ₁	D ₀	I ₃	I ₅	I ₄	C _n	GND	F ₃	ξ	C _{n+4}	OVR	P	Y ₀	Y ₁	Y ₂	Y ₃	OE			
22						0.8 V	0.8 V	0.8 V		GND		16 mA									ξ	0	0.5 V
2/		4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	GND	4.5 V		"											GND		
23						0.8 V	0.8 V	0.8 V		"			10 mA								C _{n+4}	0	0.5 V
24						0.8 V	0.8 V	0.8 V		"				8 mA							OVR	0	0.5 V
2/		GND	GND	GND	GND	4.5 V	GND	4.5 V		"											GND		
25						0.8 V	0.8 V	0.8 V		"					8 mA						P	0	0.5 V
26		0.8 V	0.8 V	0.8 V	0.8 V	2.0 V	0.8 V	2.0 V		"						116 mA					Y ₀		
27		"	"	"	"	"	"	"		"						16 mA					Y ₁	"	"
28		"	"	"	"	"	"	"		"											Y ₂	"	"
29		"	"	"	"	"	"	"		"											Y ₃	"	"
30		GND	GND	GND	GND	4.5 V	GND	4.5 V		"						2.4 V					Y ₀	-50	50
31		"	"	"	"	"	"	"		"											Y ₁	"	"
32		"	"	"	"	"	"	"		"						2.4 V					Y ₂	"	"
33		"	"	"	"	"	"	"		"											Y ₃	"	"
34		"	"	"	"	"	"	"		"													
35		"	"	"	"	"	"	"		"													
36		"	"	"	"	"	"	"		"													
37	2.4 V																						
38		4.5 V	4.5 V	4.5 V	4.5 V	"	"	"		"											Y ₀	50	-50
39		"	"	"	"	"	"	"		"						0.5 V					Y ₁	"	"
40		"	"	"	"	"	"	"		"											Y ₂	"	"
41		"	"	"	"	"	"	"		"											Y ₃	"	"
42		"	"	"	"	"	"	"		"													
43		"	"	"	"	"	"	"		"													
44		"	"	"	"	"	"	"		"													
45	0.5 V																						
46																							
47																							
48																							
49																							
50																							
51																							
52																							
53																							
54																							
55																							
56																							
57																							
58																							
59																							

See footnotes at end of table.

TABLE IIIA. Group A Inspection - Continued.
Terminal conditions (input pins not designated must be ≥ 2.0 V or ≤ 0.8 V). 1/

Subgroup	Symbol	MIL-STD-883	Case Q	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
		Case Z	38	39	40	41	42	1	2	3	5	6	7	8	9	10	11	12	13	14	15	16	17
		Test method	A ₃	A ₂	A ₁	A ₀	I ₆	I ₈	I ₇	RAM ₃	RAM ₀	V _{CC}	F = 0	I ₀	I ₁	I ₂	CP	Q ₃	B ₀	B ₁	B ₂	B ₃	
1 T _C = +25°C	I _{IH2}	3010	60									5.5 V				GND							
	"	"	61									"				"							
	"	"	62									"				"							
	"	"	63									"				"							
	"	"	64									"				"							
	"	"	65									"				"							
	I _{IH1}	"	66									"											
	I _{IH2}	"	67									"											
	"	"	68									"											
	I _{IH3}	"	69									2.7 V											
	"	"	70									"											
	"	"	71									"											
"	"	72									"												
I _{IH4}	"	73										"											
I _{IL2}	3009	74	0.5 V	0.5 V	0.5 V	0.5 V						"											
"	"	75										"											
"	"	76										"											
"	"	77										"											
I _{IL1}	"	78										"											
"	"	79										"											
"	"	80										"											
"	"	81										"											
I _{IL2}	"	82										"											
"	"	83										"											
"	"	84										"											
"	"	85										"											
"	"	86										"											
"	"	87										"											
I _{IL1}	"	88										"											
I _{IL4}	"	89										"											
I _{IL3}	3009	90										"											
"	"	91										"											
"	"	92										"											
"	"	93										"											
I _{IL4}	"	94										"											
"	"	95										"											
"	"	96										"											

See footnotes at end of table.

TABLE IIIA. Group A inspection - Continued.
Terminal conditions (input pins not designated must be ≥ 2.0 V or ≤ 0.8 V). 1/

Case Q	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	Measured terminal	Limits		Unit
Case Z	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37		Min	Max	
Test no.	Q ₀	D ₃	D ₂	D ₁	D ₀	I ₃	I ₅	I ₄	C _n	GND	F ₃	$\bar{E}$	C _{n+4}	OVR	$\bar{P}$	Y ₀	Y ₁	Y ₂	Y ₃	$\overline{OE}$				
60		2.7 V	2.7 V	2.7 V	2.7 V	2.7 V				GND											D ₃	-10	40	μA
61																					D ₂	"	"	"
62																					D ₁	"	"	"
63								GND													D ₀	"	"	"
64																					I ₃	"	"	"
65																					I ₇	"	"	"
66										"											$\overline{OE}$	"	20	"
67							2.7 V	GND	2.7 V	"											I ₅	"	40	"
68						GND		2.7 V		"											I ₄	"	"	"
69	2.7 V									"											RAM ₀	"	100	"
70										"											Q ₀	"	"	"
71										"											RAM ₃	"	"	"
72										"											Q ₃	"	"	"
73		GND	GND	GND	GND	5.5 V	GND	5.5 V	2.7 V	"											C _n	-40	200	"
74										"											A ₃	0.02	-0.36	mA
75										"											A ₂	"	"	"
76										"											A ₁	"	"	"
77										"											A ₀	"	"	"
78										"											I ₆	"	"	"
79										"											I ₈	"	"	"
80										"											I ₀	"	"	"
81										"											I ₁	"	"	"
82										"											I ₂	"	"	"
83										"											C _P	"	"	"
84										"											80	"	"	"
85										"											91	"	"	"
86										"											B ₁	"	"	"
87										"											B ₂	"	"	"
88										"											B ₃	"	"	"
89										"											$\overline{OE}$	"	"	"
90										"														
91										"														
92										"														
93										"														
94										"														
95										"														
96										"														

See footnotes at end of table.

TABLE IIIA. Group A inspection - Continued.
Terminal conditions (input pins not designated must be ≥ 2.0 V or ≤ 0.8 V). 1/

Subgroup	Symbol	MIL-STD-883 method	Case Q	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
		Case Z	38																				
		Test no.	A3	A2	A1	A0	I6	I8	I7	RAM3	RAM0	VCC	F = 0	I0	I1	I2	CP	Q3	B0	B1	B2	B3	
I _{IL5} T _C = +25°C		97					GND	5.5 V	GND	0.5 V		5.5 V						0.5 V					
		98					"	"	"	"		"											
		99					"	"	"	"	0.5 V	"											
		100					"	"	"	5.5 V		"											
I _{IL6}		101										"		5.5 V	5.5 V	5.5 V	GND						
	2/						GND	GND	GND			"		4.5 V		4.5 V	3/						
I _{OS}	3011	102					4.5 V	4.5 V	GND		0.0 V	"		"	4.5 V	"	4.5 V	"					
	"	103					"	"	"		"	"		"	"	"	"	"					
	"	104					"	"	"	4.5 V	0.0 V	"		"	"	"	"	"	0.0 V				
	"	105					"	"	"	"	"	"		"	"	"	"	"					
	2/						"	GND	"			"		"	"	"	3/			GND	GND	GND	
	3011	106					"	GND	"			"		"	4.5 V	"	4.5 V						
I _{OS}	3011	107					GND					"		"	GND	GND	"	"	"	"	"	"	
	"	108					"					"		"	"	"	"	"	"	"	"	"	
	"	109					"					"		"	"	"	"	"	"	"	"	"	
	"	110					"					"		"	"	"	"	"	"	"	"	"	
	"	111					4.5 V	4.5 V	4.5 V			"		"	"	4.5 V	"	"	"	"	"	"	
	"	112					"	"	"			"		"	"	"	"	"	"	"	"	"	
	"	113					"	"	"			"		"	"	"	"	"	"	"	"	"	
	"	114					"	"	"			"		"	"	"	"	"	"	"	"	"	
	2/						"	GND	"			"		"	"	"	3/			GND	GND	GND	
	3011	106					"	GND	"			"		"	4.5 V	"	4.5 V						
V _{IC}		115										4.5 V		"	"	"	"						
		116					-18 mA					"		"	"	"	"						
		117					-18 mA					"		"	"	"	"						
		118					-18 mA					"		"	"	"	"						
		119						-18 mA				"		"	"	"	"						
		120					-18 mA					"		"	"	"	"						
		121					-18 mA					"		"	"	"	"						
		122					-18 mA					"		"	"	"	"						
		123					-18 mA					"		"	"	"	"						
		124					-18 mA					"		"	"	"	"						
		125										"		"	"	"	"						
		126										"		"	"	"	"						
		127										"		"	"	"	"						
		128										"		"	"	"	"						
		129										"		"	"	"	"						
		130										"		"	"	"	"						
		131					-18 mA					"		"	"	"	"						
		132					-18 mA					"		"	"	"	"						
		133					-18 mA					"		"	"	"	"						
		134					-18 mA					"		"	"	"	"						
		135					-18 mA					"		"	"	"	"						
		136					-18 mA					"		"	"	"	"						
		137					-18 mA					"		"	"	"	"						
		138					-18 mA					"		"	"	"	"						
		139					-18 mA					"		"	"	"	"						
		140					-18 mA					"		"	"	"	"						
		141					-18 mA					"		"	"	"	"						
		142					-18 mA					"		"	"	"	"						

See footnotes at end of table.


TABLE IIIA, Group A, inspection - Continued.
Terminal conditions (input pins not designated must be ≥ 2.0 V or ≤ 0.8 V), 1/

Case Q	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	Measured terminal	Limits	Unit
Case Z	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	Min	Max	
Test no.	Q0	D3	D2	D1	D0	I3	I5	I4	Cn	GND	F3	G	Cn+4	OVR	P	Y0	Y1	Y2	Y3	OE			
97										GND											RAM3	0.5	-0.8
98										"											Q3	"	"
99										"											RAM0	"	"
100	0.5 V									"											Q0	"	"
101		5.5 V	5.5 V	5.5 V	5.5 V	GND	GND	GND	0.5 V	"											Cn	0.5	-3.6
2/		4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	"	4.5 V		"													
102		"	"	"	"	"	"	"	"	"											RAM0	-30	-85
103	0.0 V	"	"	"	"	"	"	"	"	"											Q0	"	"
104		"	"	"	"	"	"	"	"	"											RAM3	"	"
105		"	"	"	"	"	"	"	"	"											Q3	"	"
2/		GND	GND	GND	GND	"	"	"	"	"													
106		4.5 V	GND	GND	GND	"	"	"	"	"	0.0 V										F3	-30	-85
107						GND	"	GND	"	"		0.0 V	0.0 V	0.0 V	0.0 V	0.0 V	0.0 V	0.0 V	0.0 V		G	-30	-85
108						"	"	"	"	"											Cn+4	"	"
109						"	"	"	"	"											OVR	"	"
110						"	"	"	"	"											P	"	"
111		4.5 V	4.5 V	4.5 V	4.5 V	"	4.5 V	4.5 V	"	"											Y0	"	"
112		"	"	"	"	"	"	"	"	"											Y1	"	"
113		"	"	"	"	"	"	"	"	"											Y2	"	"
114		"	"	"	"	"	"	"	"	"											Y3	"	"
2/		GND	GND	GND	GND	4.5 V	GND	"	"	"													
115										"													
116										"											A3	-0.4	-1.5
117										"											A2	"	"
118										"											A1	"	"
119										"											A0	"	"
120										"											16	"	"
121										"											18	"	"
122										"											17	"	"
123										"											RAM3	"	"
124										"											RAM0	"	"
125										"											10	"	"
126										"											11	"	"
127										"											12	"	"
128										"											CP	"	"
129										"											Q3	"	"
130										"											B0	"	"
131										"											B1	"	"
132										"											B2	"	"
133										"											B3	"	"
134										"											O0	"	"
135										"											D3	"	"
136										"											D2	"	"
137										"											D1	"	"
138										"											D0	"	"
139										"											I3	"	"
140										"											I5	"	"
141										"											I4	"	"
142										"											OE	"	"

See footnotes at end of table.

1/ Unless otherwise specified, values of terminal conditions are in volts.

2/ This step is a set-up for subsequent tests. (No measurement at this step).

3/ Apply clock as shown at 150 ns minimum after all other inputs are applied 

4/ $V_{CC} = 4.5 \text{ V}$ and 5.5 V .


5/ Apply clock as shown at 150 ns minimum after all other inputs are applied 

TABLE IIIB. Group A tests - (subgroups 9, 10, and 11). 1/2/3/4/

Symbol	Test number	Waveform figure	5/ Parameter verified	Measurement terminals				Test limits						Unit
				Case Q		Case Z		Subgroup 9		Subgroup 10		Subgroup 11		
				Input under test	Output under test	Input under test	Output under test	$T_C = 25^\circ\text{C}$		$T_C = 125^\circ\text{C}$		$T_C = -55^\circ\text{C}$		
								Min	Max	Min	Max	Min	Max	
t _{PHL1} t _{PLH1}	143	7		1-4	36-39	38-41	33-36		53		53		53	ns
t _{PHL2} t _{PLH2}	144	"		1-4	31	38-41	28		53		53		53	"
t _{PHL3} t _{PLH3}	145	"		1-4	33	38-41	30		53		53		53	"
t _{PHL4} t _{PLH4}	146	"		1-4	32, 35	38-41	29, 32		49		49		49	"
t _{PHL5} t _{PLH5}	147	"		1-4	11	38-41	7		53		53		53	"
t _{PHL6} t _{PLH6}	148	"		1-4	34	38-41	31		53		53		53	"
t _{PHL7} t _{PLH7}	149	"		1-4	8, 9	38-41	3, 5		53		53		53	"
t _{PHL8} t _{PLH8}	150	"		17-20	36-39	14-17	33-36		53		53		53	"
t _{PHL9} t _{PLH9}	151	"		17-20	31	14-17	28		53		53		53	"

See footnotes at end of table.

TABLE IIIB. Group A tests - (subgroups 9, 10, and 11) - Continued. 1/2/3/4/

Symbol	Test number	Waveform figure	Parameter verified	Measurement terminals				Test limits						Unit	
				Case Q		Case Z		Subgroup 9		Subgroup 10		Subgroup 11			
				Input under test	Output under test	Input under test	Output under test	T _C = 25°C	Max	Min	Max	T _C = 125°C	Max		Min
t _{PHL10} t _{PLH10}	152	7		17-20	33	14-17	30		53		53		53	ns	
t _{PHL11} t _{PLH11}	153	"		17-20	32, 35	14-17	29, 32		49		49		49	"	
t _{PHL12} t _{PLH12}	154	"		17-20	11	14-17	7		53		53		53	"	
t _{PHL13} t _{PLH13}	155	"		17-20	34	14-17	31		53		53		53	"	
t _{PHL14} t _{PLH14}	156	"		17-20	8, 9	14-17	3, 5		53		53		53	"	
t _{PHL15} t _{PLH15}	157	"		22-25	36, 39	19-22	33, 36		42		42		42	"	
t _{PHL16} t _{PLH16}	158	"		22-25	31	19-22	28		42		42		42	"	
t _{PHL17} t _{PLH17}	159	"		22-25	33	19-22	30		42		42		42	"	
t _{PHL18} t _{PLH18}	160	"		22-25	32, 35	19-22	29, 32		40		40		40	"	
t _{PHL19} t _{PLH19}	161	"		22-25	11	19-22	7		45		45		45	"	

See footnotes at end of table.

TABLE IIIB. Group A tests - (subgroups 9, 10, and 11) - Continued. 1/2/3/4/

Symbol	Test number	Waveform figure	Parameter verified	Measurement terminals				Test limits						Unit
				Case Q		Case Z		Subgroup 9 T _C = 25 °C		Subgroup 10 T _C = 125 °C		Subgroup 11 T _C = -55 °C		
				Input under test	Output under test	Input under test	Output under test							
t _{PHL20} t _{PLH20}	162	7		22-25	34	19-22	31		42		42		42	ns
t _{PHL21} t _{PLH21}	163	"		22-25	8, 9	19-22	3, 5		42		42		42	"
t _{PHL22} t _{PLH22}	164	"		22-25	36-39	19-22	33, 36		42		42		42	"
t _{PHL23} t _{PLH23}	165	"		22-25	31	19-22	28		42		42		42	"
t _{PHL24} t _{PLH24}	166	"		22-25	11	19-22	7		45		45		45	"
t _{PHL25} t _{PLH25}	167	"		22-25	8, 9	19-22	3, 5		42		42		42	"
t _{PHL26} t _{PLH26}	168	"		29	36-39	26	33-36		30		30		30	"
t _{PHL27} t _{PLH27}	169	"		29	31	26	28		30		30		30	"
t _{PHL28} t _{PLH28}	170	"		29	33	26	30		25		25		25	"

See footnotes at end of table.

TABLE IIIB. Group A tests - (subgroups 9, 10, and 11) - Continued. 1/2/3/4/

Symbol	Test number	Waveform figure	Parameter verified	Measurement terminals				Test limits						Unit
				Case Q		Case Z		Subgroup 9 T _C = 25°C		Subgroup 10 T _C = 125°C		Subgroup 11 T _C = -55°C		
				Input under test	Output under test	Input under test	Output under test							
t _{PHL} 29 t _{PLH} 29	171	7		29	11	26	7		33		33		33	ns
t _{PHL} 30 t _{PLH} 30	172	"		29	34	26	31		30		30		30	"
t _{PHL} 31 t _{PLH} 31	173	"		29	8, 9	26	3, 5		33		33		33	"
t _{PHL} 32 t _{PLH} 32	174	"		12-14	36, 39	8-10	33, 35		45		45		45	"
t _{PHL} 33 t _{PLH} 33	175	"		12-14	31	8-10	28		45		45		45	"
t _{PHL} 34 t _{PLH} 34	176	"		12-14	33	8-10	30		45		45		45	"
t _{PHL} 35 t _{PLH} 35	177	"		12-14	32, 35	8-10	29, 32		50		50		50	"
t _{PHL} 36 t _{PLH} 36	178	"		12-14	11	8-10	7		49		49		49	"
t _{PHL} 37 t _{PLH} 37	179	"		12-14	34	8-10	31		45		45		45	"

See footnotes at end of table.

TABLE IIIB. Group A tests - (subgroups 9, 10, and 11) - Continued. 1/2/3/4/

Symbol	Test number	Waveform figure 5/	Parameter verified	Measurement terminals				Test limits						Unit
				Case Q		Case Z		Subgroup 9		Subgroup 10		Subgroup 11		
				Input under test	Output under test	Input under test	Output under test	T _C = 25 °C		T _C = 125 °C		T _C = -55 °C		
								Min	Max	Min	Max	Min	Max	
t _{PHL38} t _{PLH38}	180	7		12-14	8, 9	8-10	3, 5		45		45		45	ns
t _{PHL39} t _{PLH39}	181	"		26-28	36, 39	23-25	33-36		45		45		45	"
t _{PHL40} t _{PLH40}	182	"		26-28	31	23-25	28		45		45		45	"
t _{PHL41} t _{PLH41}	183	"		26-28	33	23-25	30		45		45		45	"
t _{PHL42} t _{PLH42}	184	"		26-28	32, 35	23-25	29, 32		45		45		45	"
t _{PHL43} t _{PLH43}	185	"		26-28	11	23-25	7		45		45		45	"
t _{PHL44} t _{PLH44}	186	"		26-28	34	23-25	31		45		45		45	"
t _{PHL45} t _{PLH45}	187	"		26-28	8, 9	23-25	3, 5		45		45		45	"
t _{PHL46} t _{PLH46}	188	"		5-7	36-39	1,2,42	33-36		35		35		35	"

See footnotes at end of table.

TABLE IIIB. Group A tests - (subgroups 9, 10, and 11) - Continued. 1/2/3/4/

Symbol	Test number	Waveform figure	Parameter verified	Measurement terminals				Test limits						Unit
				Case Q		Case Z		Subgroup 9 T _C = 25°C		Subgroup 10 T _C = 125°C		Subgroup 11 T _C = -55°C		
				Input under test	Output under test	Input under test	Output under test							
t _{PHL47} t _{PLH47}	189	7		1-4	36-39	38-41	33-36		45		45		45	ns
t _{PHL48} t _{PLH48}	190	"		15	36-39	11	33-36		45		45		45	"
t _{PHL49} t _{PLH49}	191	"		15	31	11	28		45		45		45	"
t _{PHL50} t _{PLH50}	192	"		15	33	11	30		45		45		45	"
t _{PHL51} t _{PLH51}	193	"		15	32, 35	11	29, 32		45		45		45	"
t _{PHL52} t _{PLH52}	194	"		15	11	11	7		45		45		45	"
t _{PHL53} t _{PLH53}	195	"		15	34	11	31		45		45		45	"
t _{PHL54} t _{PLH54}	196	"		15	8, 9	11	3, 5		45		45		45	"
t _{PHL55} t _{PLH55}	197	"		15	16, 21	11	13, 18		35		35		35	"

See footnotes at end of table.

TABLE IIIB. Group A tests - (subgroups 9, 10, and 11) - Continued. 1/2/3/4/

Symbol	Test number	Waveform 5/ figure	Parameter verified	Measurement terminals				Test limits						Unit
				Case Q		Case Z		Subgroup 9 T _C = 25°C		Subgroup 10 T _C = 125°C		Subgroup 11 T _C = -55°C		
				Input under test	Output under test	Input under test	Output under test	Min	Max	Min	Max	Min	Max	
tpZL1 tpZH1	198	7		40	36, 39	37	33-35		30		30		30	ns
tpZL2 tpZH2	199	"		6	8, 9	1	3, 5		35		35		35	"
tpZL3 tpZH3	200	"		6	16, 21	1	13, 18		35		35		35	"
tpLZ1 tpHZ1	201	"		40	36-39	37	33-36		30		30		30	"
tpLZ2 tpHZ2	202	"		6	8, 9	1	3, 5		34		34		34	"
tpLZ3 tpHZ3	203	"		6	16, 21	1	13, 18		34		34		34	"
Symbol	Test number	Waveform 5/ figure	Parameter verified	Measurement terminals				Test limits						Unit
				Case Q		Case Z		Subgroup 9 T _C = 25°C		Subgroup 10 T _C = 125°C		Subgroup 11 T _C = -55°C		
				Input ver- ified	Output under test	Input ver- ified	Output under test	Min	Max	Min	Max	Min	Max	
IV _{OL} IV _{OH}	204	"	t _{SHL} 1 t _{SLH} 1	1-4	8,9,11, 31-39	38-41	13,5,7, 28-36				.08		.08	V
										2.0	"	2.0	"	
IV _{OL} IV _{OH}	205	"	t _{SHL} 2 t _{SLH} 2	1-4	8,9,11, 31-39	38-41	13,5,7, 28-36			"	"	"	"	"
										"	"	"	"	
IV _{OL} IV _{OH}	206	"	t _{SHL} 3 t _{SLH} 3	17-20	8,9,11, 31-39	14-17	13,5,7, 28-36			"	"	"	"	"
										"	"	"	"	
IV _{OL} IV _{OH}	207	"	t _{SHL} 4 t _{SLH} 4	17-20	8,9,11, 31-39	14-17	13,5,7, 28-36			"	"	"	"	"
										"	"	"	"	

See footnotes at end of table.

TABLE IIIB. Group A tests - (subgroups 9, 10, and 11) - Continued. 1/2/3/4/

Symbol	Test number	Waveform figure	5/ Parameter verified	Measurement terminals				Test limits						Unit
				Case Q		Case Z		Subgroup 9		Subgroup 10		Subgroup 11		
				Input verified	Output under test	Input verified	Output under test	T _C = 25 °C		T _C = 125 °C		T _C = -55 °C		
								Min	Max	Min	Max	Min	Max	
V _{OL} V _{OH}	208	7	t _{SHL5} t _{SLH5}	17-20	8,9,11, 31-39	14-17	3,5,7, 28-36			2.0	0.8	2.0	0.8	V
V _{OL} V _{OH}	209	"	t _{SHL6} t _{SLH6}	22-25	8,9,11, 31-39	19-22	3,5,7, 28-36			"	"	"	"	"
V _{OL} V _{OH}	210	"	t _{SHL7} t _{SLH7}	22-25	8,9,11, 31-39	19-22	3,5,7, 28-36			"	"	"	"	"
V _{OL} V _{OH}	211	"	t _{SHL8} t _{SLH8}	29	8,9,11, 31-39	26	3,5,7, 28-36			"	"	"	"	"
V _{OL} V _{OH}	212	"	t _{SHL9} t _{SLH9}	12-14	8,9,11, 31-39	8-10	3,5,7, 28-36			"	"	"	"	"
V _{OL} V _{OH}	213	"	t _{SHL10} t _{SLH10}	26-28	8,9,11, 31-39	23-25	3,5,7, 28-36			"	"	"	"	"
V _{OL} V _{OH}	214	"	t _{SHL11} t _{SLH11}	5-7	8,9,11, 31-39	1,2,42	3,5,7, 28-36			"	"	"	"	"
V _{OL} V _{OH}	215	"	t _{SHL12} t _{SLH12}	16-21	11,16,21, 31-39	13,19	7,13,18, 28-36			"	"	"	"	"
V _{OL} V _{OH}	216	"	t _{SHL13} t _{SLH13}	8, 9	8,9,11, 31-39	3, 5	3,5,7, 28-36			"	"	"	"	"

See footnotes at end of table.

TABLE IIIB. Group A tests - (subgroups 9, 10, and 11) - Continued. 1/2/3/4/6/

Symbol	Test number	Waveform 5/ figure	Parameter verified	Measurement terminals				Test limits						Unit
				Case Q		Case Z		Subgroup 9		Subgroup 10		Subgroup 11		
				Input veri- fied	Output under test	Input veri- fied	Output under test	T _C = 25°C		T _C = 125°C		T _C = -55°C		
								Min	Max	Min	Max	Min	Max	
V _{OL} V _{OH}	217	7	t _{HHL1} t _{HLLH1}	1-4	8,9,11, 31-39	38-41	3,5,7, 28-36				0.5		0.5	V
V _{OL} V _{OH}	218	"	t _{HHL2} t _{HLLH2}	17-20	8,9,11, 31-39	14-17	3,5,7, 28-36				0.5		0.5	"
V _{OL} V _{OH}	219	"	t _{HHL3} t _{HLLH3}	22-25	8,9,11, 31-39	19-22	3,5,7, 28-36				0.5		0.5	"
V _{OL} V _{OH}	220	"	t _{HHL4} t _{HLLH4}	29	8,9,11, 31-39		3,5,7, 28-36				0.5		0.5	"
V _{OL} V _{OH}	221	"	t _{HHL5} t _{HLLH5}	5-7, 12-14, 26-38	11, 31-39	1,2, 8-10, 23-25,42	7,28-36				0.5		0.5	"
V _{OL} V _{OH}	222	"	t _{HHL6} t _{HLLH6}	16-21	11, 31-39	13-18	7,28-36				0.5		0.5	"
V _{OL} V _{OH}	223	"	t _{HHL7} t _{HLLH7}	8, 9	11, 31-39	3, 5	7,28-36				0.5		0.5	"

1/ V_{CC} = 4.5 V and 5.5 V for subgroups 9, 10, and 11.

2/ Where propagation delay tests for subgroups 9, 10, and 11 indicate a group of pins and two or more propagation delays are specified for a test, only the readings for the pin(s) with the worst case minimum and maximum delays require recording.


3/ Variables data shall be taken for subgroups 9, 10, and 11, only during initial qualification and after process or design changes.

4/ Minimum and maximum limits for propagation delay tests are used only when taking variables data. Maximum limit only is used during 100 percent testing.

5/ Figure 7, represents the timing diagrams associated with subgroups 7, 8, 9, 10, and 11.

6/ All subgroups 9, 10, and 11 tests are run concurrently with subgroups 7 and 8.


DEVICE TYPE 01



NOTES:


1. $C_L = 50$ pF includes scope probe, wiring and stray capacitances without device in test fixture.
2. S_1, S_2, S_3 are closed during function tests and all AC tests except output enable test.
3. S_1 and S_3 are closed while S_2 is open for t_{pZH} test.
 S_1 and S_2 are closed while S_3 is open for t_{pZL} test.
4. $C_L = 5.0$ pF for output disable tests.

FIGURE 6. Switching time test circuit loads.



NOTE: For t_{PLHXX} , t_{PHLXX} , XX equals 01 through 47.

FIGURE 7. Timing waveforms.



NOTES:

1. For t_{PHLXX} and t_{PLHXX} , XX = 48 through 55. See table I for values.
2. For t_{HHLX} and t_{HLHX} , X = 1 through 7. See table I for values.
3. For $t_{SHLYTSHLY}$ or Y and $t_{SLHYTSHLY}$ or Y, X = 2,4,5, Y = 1,3,6,7,8,9,10,11,12, and 13. See table I for values.

FIGURE 7. Timing waveforms - Continued.

4.3 Qualification inspection. Qualification inspection is not required.

4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection. Group A inspection shall be in accordance with table I of method 5005 of MIL-STD-883 and as follows:

- a. Electrical test requirements shall be as specified in table II herein.
- b. Subgroups 4, 5, and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. Variables data shall be recorded and submitted to the qualifying activity for subgroups 9, 10, and 11 for initial qualification and after process or design changes only.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of method 5005 of MIL-STD-883. Electrical test requirements shall be as specified in table II herein.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table III of method 5005 of MIL-STD-883 and as follows:

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Constant acceleration use in test condition D of method 2001 of MIL-STD-883.
- c. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition C, using the circuit shown on figure 5, or equivalent.
 - (2) $T_A = +125^\circ\text{C}$ minimum.
 - (3) Test duration: 1,000 hours except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883. End-point electrical parameters shall be as specified in table II herein.

4.5 Methods of inspection. Methods of inspection shall be specified as follows:

4.5.1 Voltage and current. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Ordering data. The acquisition document should specify the following:

- a. Complete part number (see 1.2).
- b. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- c. Requirements for certificate of compliance, if applicable.
- d. Requirements for notification of change of product or process to the contracting activity in addition to notification to the qualifying activity, if applicable.
- e. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action and reporting of results, if applicable.
- f. Requirements for product assurance options.
- g. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements shall not apply to direct purchase by or direct shipment to the Government.

6.3 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331, and as follows:

GND	- - - - -	Ground zero voltage potential.
I _{IN}	- - - - -	Current flowing into an input terminal.
V _{IC}	- - - - -	Input clamp voltage.
V _{IN}	- - - - -	Voltage level at an input terminal.

PIN DEFINITIONS

A ₀₋₃	The four address inputs to the register stack used to select one register whose contents are displayed through the A-port.
B ₀₋₃	The four address inputs to the register stack used to select one register whose contents are displayed through the B-port and into which new data can be written when the clock goes LOW.
I ₀₋₈	The nine instruction control lines used to determine what data sources will be applied to the ALU (I ₀₁₂), what function the ALU will perform (I ₃₄₅), and what data is to be deposited in the Q-register or the register stack (I ₆₇₈).
Q ₃ RAM ₃	A shift line at the MSB of the Q register (Q ₃) and the register stack (RAM ₃). Electrically these lines are three-state outputs connected to TTL inputs internal to the processor. When the destination code on I ₆₇₈ indicates an up shift (octal 6 or 7) the three-state outputs are enabled and the MSB of the Q register is available on the Q ₃ pin and the MSB of the ALU output is available on the RAM ₃ pin. Otherwise, the three-state outputs are OFF (high-impedance) and the pins are electrically LS-TTL inputs. When the destination code calls for a down shift, the pins are used as the data inputs to the MSB of the Q register (octal 4) and RAM (octal 4 or 5).
Q ₀ RAM ₀	Shift lines like Q ₃ and RAM ₃ , but at the LSB of the Q-register and RAM. These pins are tied to the Q ₃ and RAM ₃ pins of the adjacent device to transfer data between devices for up and down shifts of the Q register and ALU data.
D ₀₋₃	Direct data inputs. A four-bit data field which may be selected as one of the ALU data sources for entering data into the processor, D ₀ is the LSB.

F ₃	This output is the most significant (sign) bit of the ALU and can be used to determine positive or negative results without enabling the three-state data outputs. It is noninverted with respect to the sign bit output Y ₃ .
Y ₀₋₃	The four data outputs of the processor. These are three-state output lines. When enabled, they display either the four outputs of the ALU or the data on the A-port of the register stack, as determined by the destination code I ₆₇₈ .
$\overline{OE}$	Output Enable. When $\overline{OE}$ is HIGH, the Y outputs are OFF; when $\overline{OE}$ is LOW, the Y outputs are active (HIGH or LOW).
$\overline{P}, \overline{G}$	The carry generate and propagate outputs of the ALU. These signals are used for carry-lookahead.
OVR	Overflow. This pin is logically the exclusive-OR of the carry-in and carry-out of the MSB of the ALU. At the most significant end of the word, this pin indicates that the result of an arithmetic two's complement operation has overflowed into the sign-bit.
F = 0	This is an open collector output which goes HIGH (OFF) if the data on the four ALU outputs F ₀₋₃ are all LOW. In positive logic, it indicates the result of an ALU operation is zero.
C _n	The carry-in to the ALU.
C _{n+4}	The carry-out of the ALU.
CP	The clock input of the processor. The Q register and register stack outputs change on the clock LOW-to-HIGH transition. The clock LOW time is internally the write enable to the 16 x 4 RAM which comprises the "master" latches of the register stack. While the clock is LOW, the "slave" latches on the RAM outputs are closed, storing the data previously on the RAM outputs. This allows synchronous master-slave operation of the register stack.

6.4 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish C (see 3.3). Longer length leads and lead forming shall not affect the part number.

6.5 Functional pattern tests. Table IV is not printed herein because of its extreme length and pattern complexity. The test program output should be obtained in a form compatible with test system architecture. The device manufacturer may be consulted for information on obtaining such output.

6.6 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

<u>Military device type</u>	<u>Generic-industry type</u>
01	2901C

6.7 Ordering guidance. Since the qualification and certification requirements have been removed from the specification, orders may be placed immediately.

6.8 Changes from previous issue. Asterisks are not used in this revision to identify changes with respect to the previous issue, due to the extensiveness of the changes.

Custodians:

Army - ER
Navy - EC
Air Force - 17

Review activities:

Army - AR, MI
Navy - OS, SH, TD
Air Force - 11, 19, 85, 99
DLA - ES

User activities:

Army - SM
Navy - AS, CG, MC

Preparing activity:
Air Force - 17

Agent:
DLA - ES

(Project 5962-0955-1)