

MILITARY SPECIFICATION

MICROCIRCUITS, LINEAR, VOLTAGE OUTPUT 12-BIT DIGITAL-TO-ANALOG CONVERTERS, HYBRID AND MONOLITHIC SILICON

This specification is approved for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 Scope. This specification covers the detail requirements for range-programmable, voltage output, digital-to-analog converters. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number.

1.2 Part number. The part number shall be in accordance with MIL-M-38510.

1.2.1 Device types. The device types shall be as follows:

<u>Device type</u>	<u>Bit resolution</u>	<u>Logic coding</u>	<u>Technology</u>	<u>Output voltage ranges</u>
01	12	Complementary binary	Hybrid	0 to +5 V unipolar 0 to +10 V unipolar -2.5 to +2.5 V bipolar -5 to +5 V bipolar -10 to +10 V bipolar
02	12	Complementary binary	Monolithic	Same as defined for device type 01
03	12	Complementary binary	Hybrid	Same as defined for device type 01

1.2.2 Device class. The device class shall be the product assurance level as defined in MIL-M-38510.

1.2.3 Case outlines. The case outlines shall be designated as follows:

<u>Device type</u>	<u>Outline letter</u>	<u>Case outline (see MIL-M-38510, appendix C)</u>
01	X	(24-lead, .600" x 1.250"), dual-in-line package, see figure 1
02	Y	(24-lead, .800" x 1.330"), dual-in-line package, see figure 2
03	Z	(24-lead, .800" x 1.375"), dual-in-line package, see figure 3
01, 02, 03	J	D-3 (24 lead, 0.500" x 1.250"), dual-in-line package

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center, (RBE-2), Griffiss AFB, NY 13441, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.
--

1.3 Absolute maximum ratings.

Positive supply voltage (V_{CC}) to digital return - - - - -	+18 V
Negative supply voltage (V_{EE}) to digital return - - - - -	-18 V
Positive supply voltage (V_{DD}) to digital return device 01 and 03 only - - - - -	+7 V
Digital input voltage to digital return - - - - -	0 V to V_{DD}
Output short circuit duration (to ground only) - - - - -	25 milliseconds
Lead temperature (soldering, 60 seconds) - - - - -	300°C
Storage temperature - - - - -	-65°C to +150°C
Junction temperature - - - - -	+175°C

1.4 Recommended operating conditions.

Positive supply voltage range (V_{CC}):	
Type 01 - - - - -	14.5 V to 15.5 V
Type 02 - - - - -	13.5 V to 16.5 V
Negative supply voltage range (V_{EE}):	
Type 01 - - - - -	-15.5 V to -14.5 V
Type 02 - - - - -	-16.5 V to -13.5 V
Positive supply voltage range (V_{DD}) device 01 and 03 only	4.5 V to 5.5 V
Ambient operating temperature range (T_A) - - - - -	-55°C to +125°C

1.5 Power and thermal characteristics.

Package	Case outline	Maximum allowable power dissipation	Maximum θ_{JC}	Maximum θ_{JA}
24 lead dual-in-line	X,Y,Z	1.5 W at $T_A = +125^\circ\text{C}$	55°C/W	40°C/W
24 lead dual-in-line	J	1.0 W at $T_A = +125^\circ\text{C}$	40°C/W	50°C/W

2. APPLICABLE DOCUMENTS

2.1 Government documents.

2.1.1 Specification and standard. The following specification and standard, form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents shall be those listed in the issue of the Department of Defense Index of Specifications and Standards and supplement thereto, cited in the solicitation.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by contractors in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein (except for associated detail specifications, specification sheets or MS standards), the text of this specification shall take precedence. Nothing in this specification, however, shall supersede applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Detail specification. The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Circuit diagram and terminal connections. The circuit diagram and terminal connections shall be as specified on figure 4.

3.2.2 Functional schematic circuit. The functional schematic circuit shall be as specified on figure 5.

3.2.3 Case outlines. The case outlines shall be as specified in 1.2.3.

3.2.4 Schematic circuits. The schematic circuits shall be submitted to the preparing activity prior to inclusion of manufacturer's device in this specification and shall be submitted to the qualifying activity and agent activity (DESC-ECS) as a prerequisite for qualification. All qualified manufacturers' schematics shall be maintained by the agent activity and will be available upon request.

3.3 Lead material and finish. The lead material and finish shall be in accordance with MIL-M-38510 and 6.3 herein.

3.4 Electrical performance characteristics. The electrical performance characteristics are as specified in table I, and apply over the full recommended ambient operating temperature range, unless otherwise specified. The following conditions shall also apply unless otherwise specified:

V_{CC} = 15.0 V
 V_{EE} = -15.0 V
 V_{DD} = 5.0 V (Not required for device type 02),
 Logic "0" = 0.8 V
 Logic "1" = 2.0 V, device 01 and 02
 Logic "1" = 2.4 V, device 03
 V_{FSR} = 20 V, (see figure 6)
 $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$
 Bipolar operation (see figure 6)
 Load resistance, R_L = 2 kilohms

3.5 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.6 Marking. Marking shall be in accordance with MIL-M-38510 and 1.2 herein.

3.6.1 Serialization. All class S devices shall be serialized in accordance with MIL-M-38510.

3.6.2 Correctness of indexing and markings. All devices shall be subjected to the final electrical tests subgroups 1 and 4 specified in table II after part marking to verify that they are correctly indexed and identified by part number. Optionally, an approved electrical test may be devised especially for this requirement.

3.7 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit technology group I and 92 (see MIL-M-38510, appendix E).

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-M-38510 methods 5005 and 5007 or method 5008, as applicable, of MIL-STD-883, except as modified herein.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions (see 3.4 and figure 9 unless otherwise specified)	Limits		Units
			Min	Max	
Resolution	-	All device types	12		Bits
Supply current from V_{CC}	I_{CC}	Input bits = 0111 1111 1111 $V_{CC} = 15$ V,			
		Device types 01 and 03 $T_A = +25^\circ\text{C}$	1	25	mA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1	30	mA
		Device type 02 $T_A = +25^\circ\text{C}$	1	17	mA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1	20	mA
Supply current from V_{EE}	I_{EE}	Input bits = 0111 1111 1111 $V_{EE} = -15$ V,			
		Device types 01 and 03 $T_A = +25^\circ\text{C}$	-38	-1	mA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-45	-1	mA
		Device type 02 $T_A = +25^\circ\text{C}$	-25	-1	mA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-30	-1	mA
Supply current from V_{DD}	I_{DD}	Input bits = 0111 1111 1111 $V_{DD} = 5$ V,			
		Device types 01 and 03 $T_A = +25^\circ\text{C}$	-	22.5	mA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-	25	mA
Input low current	I_{IL}	V_{IN} (logic) = 0 V $V_{DD} = 5.5$ V,			
		Device types 01 and 03 $T_A = +25^\circ\text{C}$	-1.4	-	mA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-1.6	-	mA
		$V_{CC} = 15.0$ V,			
		Device type 02 $T_A = +25^\circ\text{C}$	0	.17	mA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0	.2	mA
		(Each input measured separately)			
Input high current	I_{IH}	V_{IN} (logic) = 2.4 V $V_{DD} = 5.5$ V,			
		Device types 01 and 03 $T_A = +25^\circ\text{C}$	-35	36	μA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-40	40	μA
		$V_{CC} = 15.0$ V,			
		Device type 02 $T_A = +25^\circ\text{C}$	-1	270	μA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-1	300	μA
		V_{IN} (logic) = 5.5 V, $V_{DD} = 5.5$ V,			
		Device types 01 and 03 $T_A = +25^\circ\text{C}$	-36	36	μA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-40	40	μA
		$V_{CC} = 15.0$ V,			
		Device type 02 $T_A = +25^\circ\text{C}$	-1	450	μA
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-1	500	μA
		(Each input measured separately)			
Output short circuit current	I_{OS}	Input bits = 0000 0000 0000 Device types 01, 02, and 03	-40	1.0	mA

TABLE 1. Electrical performance characteristics - Continued.

Test	Symbol	Conditions (see 3.4 and figure 9 unless otherwise specified)	Limits		Units
			Min	Max	
Reference voltage	V_{REF}	$I_O = -200 \mu A$, Device types 01 and 03 $I_O = -2.5 mA$ Device type 02 $T_A = +25^\circ C$	5.89 6.23	6.60 6.37	V V
Reference voltage drift	dV_{REF}/dT	Device types 01, 02, and 03 See table III <u>1/</u>	-20	20	ppm/ $^\circ C$
Unipolar offset voltage error	V_{OS}	Input bits = 1111 1111 1111 Unipolar, $V_{FSR} = 10 V$, <u>2/</u> Device types 01, 02, and 03 (Initial) (end point) $T_A = +25^\circ C$ See table IV <u>6/</u>	-2 -3	2 3	LSB LSB
Unipolar offset voltage drift	dV_{OS}/dT	All device types See table III <u>1/</u>	-.012	.012	LSB/ $^\circ C$
Gain error <u>4/</u>	A_E	Input bits = 0000 0000 0000 and input bits = 1111 1111 1111 Unipolar, $V_{FSR} = 10 V$, Device types 01 and 03 (Initial) (end point) Device type 02 (Initial) (end point) $T_A = +25^\circ C$ See table IV <u>6/</u>	-.10 -.25 -.20 -.25	.10 .25 .20 .25	% % % %
Gain error drift	dA_E/dT	Device types 01, 02, and 03 See table III <u>1/</u>	-20	20	ppm/ $^\circ C$
Bipolar gain error	B_{PAE}	Input bits = 0000 0000 0000 and input bits = 1111 1111 1111 Device types 01 and 03 Device type 02 $T_A = +25^\circ C$	-.1 -.2	.1 .2	% %
Bipolar offset error	B_{POE}	Input bits = 1111 1111 1111 Device types 01 and 03 (Initial) Device type 02 (Initial) $T_A = +25^\circ C$ See table IV <u>6/</u>	-4 -8	4 8	LSB LSB
Bipolar offset error drift	dB_{POE}/dT	Device types 01, 02, and 03 See table III <u>1/</u>	-.08	.08	LSB/ $^\circ C$

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions (see 3.4 and figure 9 unless otherwise specified)	Limits		Units
			Min	Max	
Bipolar zero error	BZE	Input bits = 0111 1111 1111			
		Device types 01 and 03 (Initial)	-2	2	LSB
		(end point)	-6	6	LSB
		Device type 02 (Initial)	-4	4	LSB
		(end point)	-6	6	LSB
		$T_A = +25^\circ\text{C}$ 6/			
Bipolar zero error drift	dBZE/dT	Device types 01, 02, and 03 See table III 1/	-.04	.04	LSB/ $^\circ\text{C}$
Power supply sensitivity from V_{CC} at full scale	+PSS1	Input bits = 0000 0000 0000			
		$+14.5\text{ V} \leq V_{CC} \leq +15.0\text{ V}$, Device types 01 and 03	-.16	.16	LSB/%PS
		$+15.0\text{ V} \leq V_{CC} \leq +15.5\text{ V}$, Device types 01 and 03	-.16	.16	LSB/%PS
		$+13.5\text{ V} \leq V_{CC} \leq +15.0\text{ V}$, Device type 02	-.12	.12	LSB/%PS
		$+15.0\text{ V} \leq V_{CC} \leq +16.5\text{ V}$, Device type 02	-.12	.12	LSB/%PS
Power supply sensitivity at full scale	+PSS2	Input bits = 0000 0000 0000			
		$+4.5\text{ V} \leq V_{DD} \leq +5.0\text{ V}$, Device types 01 and 03	-.16	.16	LSB/%PS
		$+5.0\text{ V} \leq V_{DD} \leq +5.5\text{ V}$, Device types 01 and 03	-.16	.16	LSB/%PS
Power supply sensitivity from V_{EE} at full scale	-PSS	Input bits = 0000 0000 0000			
		$-15.5\text{ V} \leq V_{EE} \leq -15.0\text{ V}$, Device types 01 and 03	-.16	.16	LSB/%PS
		$-15.0\text{ V} \leq V_{EE} \leq -14.5\text{ V}$, Device types 01 and 03	-.16	.16	LSB/%PS
		$-16.5\text{ V} \leq V_{EE} \leq -15.0\text{ V}$, Device type 02	-.12	.12	LSB/%PS
		$-15.0\text{ V} \leq V_{EE} \leq -13.5\text{ V}$, Device type 02	-.12	.12	LSB/%PS
Integral linearity error	L _E	(Abbreviated codes test) 5/			
		Device type 01 (Initial)	-.5	.5	LSB
		(end point)	-1.5	1.5	LSB
		Device type 02 (Initial)	-.5	.5	LSB
		(end point)	-.5	.5	LSB
		Device type 03 (Initial)	-.25	.25	LSB
		(end point)	-.5	.5	LSB
		See tables III and IV 6/			
Differential linearity error	D _{LE}	(Abbreviated codes test) All device types See table III	-1.0	1.0	LSB

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions (see 3.4 and figure 9 unless otherwise specified)	Limits		Units
			Min	Max	
Integral linearity error	LE	(All codes test)			
		Device types 01 and 02	-.5	.5	LSB
		See table III			
		Device type 03	-.25	.25	LSB
Settling time	t _{SLH}	Input bits = 1111 1111 1111 to			
		input bits = 0000 0000 0000			
		20 V to ±1/2 LSB,			
		Device types 01 and 03	-	7	μs
		Device type 02	-	5	μs
		20 V to ±1 LSB,			
		Device types 01 and 03	-	6	μs
		Device type 02	-	4	μs
		Input bits = 1111 1111 1111 to			
		input bits = 1111 1111 1110			
Settling time	t _{SHL}	1 LSB to ±1/2 LSB,			
		Device types 01 and 03	-	3	μs
		Device type 02	-	2	μs
		T _A = +25°C (figure 9)			
		Input bits = 0000 0000 0000 to			
		input bits = 1111 1111 1111			
		20 V to ±1/2 LSB,			
		Device types 01 and 03	-	7	μs
		Device type 02	-	5	μs
		20 V to ±1 LSB,			
Device types 01 and 03	-	6	μs		
Device type 02	-	4	μs		
Input bits = 1111 1111 1110 to					
input bits = 1111 1111 1111					
1 LSB to ±1/2 LSB,					
Device types 01 and 03	-	3	μs		
Device type 02	-	2	μs		
		T _A = +25°C (figure 9)			
Output noise voltage	NO	All inputs = 1111 1111 1111			
		10 Hz < BW < 100 KHz			
		All device types	-	100	μV rms
		T _A = +25°C (figure 10)			

1/ Calculations for dV_{OS}/dT , dA_E/dT , dB_{POE}/dT and dB_{ZE}/dT are determined from measurements made at $+125^\circ\text{C}$, $+25^\circ\text{C}$, and -55°C for V_{OS} , A_E , B_{POE} and B_{ZE} , respectively.

2/ Unless otherwise stated, all tests are performed in the bipolar mode over a -10 V to +10 V range. The scale factor is $V_{FSR}/4096$ LSB. (i.e., for $V_{FSR} = 20$ V, the scale factor is 20 V/4096 LSB = 4.88 mV/LSB.)

3/ See figure 5 for output voltage range and operating mode programming.

4/ The gain error of a 12 bit D/A converter in % of full scale range corresponds to gain error in LSB units by the following relationship- $0.20\% \times 4096 \text{ LSB}/100\% = 8.92 \text{ LSB}$.

5/ The abbreviated integral linearity error test shown for subgroups 4, 5, and 6 shall represent the minimum number of tests required. The manufacturer shall add additional tests and/or calculations to assure that the worst positive and negative error values, as determined by the abbreviated test, are within 150 milliLSB of the worst positive and negative error values, as determined by the all codes test for subgroups 7 and 8.

6/ The end point limits of table IV shall be used for design.

7/ See 6.4 for symbols and definitions.

TABLE II. Electrical test requirements.


MIL-STD-883 test requirements	Subgroups (see <u>1/</u> table III)	
	Class S devices	Class B devices
Interim electrical parameters method 5004	1	1
Final electrical test parameters method 5004	1,4,5,6, 7	1,4,5,6
Group A test requirements method 5005	1,2,3,4, 5,6,7,8,12	1,2,3,4, 5,6,7,8
Group C end-point and group B, class S, electrical parameters method 5005	1,4,5,6 and table IV delta limits	1,4, and table IV delta limits
Additional electrical subgroups for group C periodic inspections	N/A	12
Group D end-point electrical parameters method 5005	1,4,5,6 and table IV end point limits	1,4, and table IV end point limits

1/ PDA applies to subgroup 1 (see 4.2c).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in tests (method 1015 of MIL-STD-883).
 - (1) Class S devices: Dynamic tests (test condition D) using the circuit shown on figure 8. Test duration shall be as defined in MIL-STD-883.
 - (2) Class B devices: Test condition D, using the circuit shown on figure 8, or test condition C, using the circuit shown on figure 7.
- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters tests prior to burn-in is optional at the discretion of the manufacturer.
- c. The percent defective allowable (PDA) for class S and class B devices shall be as specified in MIL-M-38510, based on failures from group A, subgroup 1 test after cooldown as final electrical tests in accordance with method 5004 of MIL-STD-883 and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from pre burn-in screening may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, then all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1 after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent defective for that lot, and the lot shall be accepted or rejected based on the PDA for the applicable device class.

Device type 01




NOTES:

1. Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The minimum limit for dimension b_1 may be .023 (0.58 mm) for leads number 1, 12, 13, and 24 only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. The basic pin spacing is .100 (2.54 mm) between centerlines. Each pin centerline shall be located within ± 0.005 (0.13 mm) of its exact longitudinal position relative to pins 1 and 24.
6. Applies to all four corners (leads number 1, 12, 13 and 24).
7. E_1 shall be measured at the centerline of the leads.
8. All leads - increase maximum limit by .003 (0.08 mm) measured at the center of the flat, when lead finish A or B is applied.
9. Twenty-two spaces.
10. Dimensions are in inches.
11. Metric equivalents are given for general information only.

FIGURE 1. Case outline X.

Device type 02


SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		.236		5.99	
A ₁	.120	.170	3.05	4.32	
b	.016	.022	0.40	0.55	8
b ₁	.035	.045	0.89	1.14	2,8
C	.009	.015	.23	0.38	8
D	1.275	1.385	32.39	35.18	4
E	.770	.830	19.56	21.08	4
E ₁	.590	.610	14.99	15.49	7
e	.100 BSC		2.54 BSC		9
L	.170	.215	4.32	5.46	
L ₁	.205	.250	5.21	6.35	
Q	.015	.035	0.38	0.89	3
S	.087	.125	2.21	3.18	6
S ₁		.114		2.90	6
S ₂	.010				



NOTES:

1. Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The minimum limit for dimension b₁ may be .023 (0.58 mm) for leads number 1, 12, 13, and 24 only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. The basic pin spacing is .100 (2.54 mm) between centerlines. Each pin centerline shall be located within ±.010 (0.25 mm) of its exact longitudinal position relative to pins 1 and 24.
6. Applies to all four corners (leads number 1, 12, 13, and 24).
7. L₁ shall be measured at the centerline of the leads.
8. All leads - increase maximum limit by .003 (0.08 mm) measured at the center of the flat, when finish A or B is applied.
9. Twenty-two spaces.
10. If this configuration is used, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
11. Dimensions are in inches.
12. Metric equivalents are given for general information only.

FIGURE 2. Case outline Y.


Device type 03

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	.170	.250	4.318	6.35	
b	.016	.021	.406	.533	7
D	1.365	1.385	34.67	35.18	3
E	.790	.810	20.07	20.57	3
E ₁	.590	.610	14.99	15.49	6
e	.100	BSC	2.54	BSC	4,8
L		.285	3.81	7.62	
L ₁	.150	.300			
Q		.015		.381	2
R	.080	.110	2.032	2.794	5
S	.125	.150	3.175	3.81	5

NOTES:

1. The manufacturer's identification shall not be used as a pin one identification mark.
2. Dimension Q shall be measured from the seating plane to the base plane.
3. This dimension allows for off-center lid overrun.
4. The basic pin spacing is .100 (2.54 mm) between center lines. Each pin center line shall be located within .010 (0.25 mm) of its exact to pins 1 and 24.
5. Applies to all four corners (leads 1, 12, 13, 24).
6. E₁ shall be measured at the center line of the leads.
7. All leads - increase maximum limit by .003 (0.08 mm) measured at the center of the flat, when lead finish A or B is applied.
8. Twenty-two spaces.
9. Dimensions are in inches.
10. Metric equivalents are given for general information only.

FIGURE 3. Case outline Z.



NOTES:


- Pin 13; for device type 01 is V_{DD}, for device type 02 is no connection, for device type 03 is latch control, +5V.
- For all device types pin 21 is connected to case. Case outline Z is a metal can.

FIGURE 4. Circuit diagram and terminal connections.

NOTE: See note 1 to figure 4.

Output range	Required external pin connections			
-2.5 V to +2.5 V	15 to 18	17 to 20	19 to 20	16 to 24
-5 V to +5 V	15 to 18	17 to 20	19 NC	16 to 24
-10 V to +10 V	15 to 19	17 to 20	19 to 15	16 to 24
0 to 5 V	15 to 18	17 to 21	19 to 20	16 to 24
0 to +10 V	15 to 18	17 to 21	19 NC	16 to 24

13



Unipolar output - complementary binary

Binary input code		Unipolar output ranges	
MSB	LSB	0 to +10V	0 to +5V
0000	0000 0000	+9.9976V	+4.9988V
0011	1111 1111	+7.5000	+3.7500V
0111	1111 1111	+5.0000	+2.5000
1011	1111 1111	+2.5000	+1.2500
1111	1111 1110	+0.0024	+0.0012
1111	1111 1111	0.0000	0.0000

Bipolar output - complementary offset binary


Input code		Bipolar output ranges		
MSB	LSB	±10V	±5V	±2.5V
0000	0000 0000	+9.9951V	+4.9976V	+2.4988V
0011	1111 1111	+5.0000	+2.5000	+1.2500
0111	1111 1111	0.0000	0.0000	0.0000
1011	1111 1111	-5.0000	-2.5000	-1.2500
1111	1111 1110	-9.9951	-4.9976	-2.4988
1111	1111 1111	-10.0000	-5.0000	-2.5000

NOTES:

1. $\leq 100\text{ppm}/^{\circ}\text{C}$
2. $\pm 20\%$ carbon composition or better. Locate close to the device to prevent noise pickup. Device type 01 and 03, $R = 18\text{ M}\Omega$, device type 02, $R = 10\text{ M}\Omega$.
3. Ceramic.
4. Offset and gain adjustment procedures are as follows:
 - a. With all input digital bits = logic 1, adjust the OFFSET ADJUSTMENT for the proper output voltage as shown for the programmed output voltage range and operating mode.
 - b. With all input digital bits = logic "0", adjust the GAIN ADJUSTMENT for the proper output voltage as shown for the programmed output voltage range and operating mode.

FIGURE 6. Offset and gain adjustment circuits with I/O relationships.


Device types 01 and 03



NOTE: Bypass each supply with a 1 μ F tantalum capacitor and a 0.01 μ F ceramic capacitor to common to prevent device oscillations.

FIGURE 7. Test circuit, burn-in and steady-state life test.

Device type 02




NOTES:

1. The actual measured values of the resistors selected shall not exceed the percent of tolerance of their branded value due to use, heat, or age. R1 shall be a thick film resistor with a value of 680Ω, 2 watts at 70°C, and ±10% tolerance. Equivalent to TRW part number GS-3-2W-680. R2 shall have a value of 3.3 kΩ, 1/4 watt, ±1%. Two resistors per part shown.
2. .1 μF capacitor for every device for ±15 V supplies to ground. Capacitors must be rated to 125°C. Working voltage must be 35 V or greater.

FIGURE 7. Test circuit, burn-in and steady-state life test - Continued.


Device types 01 and 03



NOTE: The actual measured value of the resistor selected shall not exceed ± 5 percent of its branded value due to use, heat, or age.

FIGURE 8. Test circuit, burn-in and steady-state life test.


Device type 02



NOTES:


1. The actual measured values of the resistors selected shall not exceed the percent of tolerance of their branded value due to use, heat, or age.
R1 shall be a thick film resistor with a value of 680 Ω , 2 watts at 70°C, and $\pm 10\%$ tolerance. Equivalent to TRW part number GS-3-2W-680.
R2 shall have a value of 3.3 k Ω , 1/4 watt, $\pm 1\%$. Two resistors per part shown.
2. .1 μ F capacitor for every device for ± 15 V supplies to ground. Capacitors must be rated to 125°C. Working voltage must be 35 V or greater.

FIGURE 8. Test circuit, burn-in and steady-state life test - Continued.



NOTE: All bypass capacitors are .1 μ F ceramic.


FIGURE 9. Test circuit for static tests for all device types.



NOTES:

1. C = 47 μ F tantalum capacitor in parallel with a 0.1 μ F ceramic capacitor.
2. Calibration: Set S1 in position 2, set S2 in position 2 and set S3 in position 1. Adjust potentiometer, Ra, until a 1 kHz square wave appears on the oscilloscope. (Vertical gain = 2mV/cm.)
Adjust the scope vertical calibration control so that the square wave peak to peak voltage is 2 cm high. (1 LSB = 2 cm)²
3. Test: Adjust the scope horizontal timing and measure the high-to-low and low-to-high settling times $\frac{1}{2}$ LSB from the final value.
Set S1 in position 1 and measure the high-to-low settling times $\frac{1}{2}$ LSB and 1 LSB from the final value (as seen on the oscilloscope).²
Repeat the calibration with S2 in position and S3 in position 1.
Set S1 in position 1 and measure the low-to-high settling times $\frac{1}{2}$ LSB and 1 LSB from the final value (as seen on the oscilloscope).²

FIGURE 10. Test circuit for settling time for all device types.



NOTES:

1. Unless otherwise stated, all capacitors are 47 μF tantalum paralleled with 0.1 μF ceramic.
2. The meter shall read RMS and shall have a band width greater than 100 kHz.
3. A1 and A2 shall have a gain-bandwidth product greater than 5 MHz and an input noise density less than 10 $\text{nV}/\sqrt{\text{Hz}}$.
4. All "A" point ground connections shall return to a single unipoint ground at device pin 21.

FIGURE 11. Test circuit for output noise tests for all device types.

TABLE III. Group A inspection for all device types.

Subgroup	Symbol	Test no.	Applied voltage ref. pin no. 21 (figure 9)			Applied DUT digital code-word	Applied ref DAC digital code-word	Active relays	Measurement sense lines ref. pin no. 21			Equations and notes	Limits			
			22 V _{CC} (V)	14 V _{EE} (V)	13 V _{DD} (V) 1/	1<----->12 MSB<----->LSB	25<----->40 MSB<----->LSB		Pin	Value	Unit		Min	Max	Units	
1 T _A = +25°C	I _{CC}	1	+15.0	-15.0	+5.0	0111 1111 1111	1111 1111 1111 1111	KA	22	I1	mA	I _{CC} = I1	Device types 01 and 03 Device type 02	1	25	mA
	I _{EE}	2	"	"	"	0111 1111 1111	1111 1111 1111 1111	"	14	I2	"	I _{EE} = I2	Device types 01 and 03 Device type 02	-38 -25	-1	"
	I _{DD}	3	"	"	"	0111 1111 1111	1111 1111 1111 1111	"	13	I3	"	I _{DD} = I3	Device types 01 and 03	-	22.5	"
	I _{IL1}	4	"	"	+5.5	0000 0000 0000	0000 0000 0000 1111	"	1	I4	"	I _{IL1} = I4	Device types 01 and 03 Device type 02	-1.4 0	- .17	"
	I _{IL2}	5	"	"	"	"	"	"	2	I5	"	I _{IL2} = I5	Device types 01 and 03 Device type 02	"	"	"
	I _{IL3}	6	"	"	"	"	"	"	3	I6	"	I _{IL3} = I6		"	"	"
	I _{IL4}	7	"	"	"	"	"	"	4	I7	"	I _{IL4} = I7		"	"	"
	I _{IL5}	8	"	"	"	"	"	"	5	I8	"	I _{IL5} = I8		"	"	"
	I _{IL6}	9	"	"	"	"	"	"	6	I9	"	I _{IL6} = I9		"	"	"
	I _{IL7}	10	"	"	"	"	"	"	7	I10	"	I _{IL7} = I10		"	"	"
	I _{IL8}	11	"	"	"	"	"	"	8	I11	"	I _{IL8} = I11		"	"	"
	I _{IL9}	12	"	"	"	"	"	"	9	I12	"	I _{IL9} = I12		"	"	"
	I _{IL10}	13	"	"	"	"	"	"	10	I13	"	I _{IL10} = I13		"	"	"
	I _{IL11}	14	"	"	"	"	"	"	11	I14	"	I _{IL11} = I14		"	"	"
	I _{IL12}	15	"	"	"	"	"	"	12	I15	"	I _{IL12} = I15		"	"	"
	I _{IH1}	16	"	"	"	1111 1111 1111	1111 1111 1111 1111	"	1	I16	μA	I _{IH1} = I16		V _{IN} (logic) = 2.4 V Device types 01 and 03 Device type 02	-36 -1	36 270
	I _{IH2}	17	(All applied voltages, active relays and digital code words are identical for tests nos. 16 through 39.)						2	I17	I _{IH2} = I17	V _{IN} (logic) = 5.5 V Device type 01 and 03 Device type 02	"	"	"	
	I _{IH3}	18							3	I18	I _{IH3} = I18		"	"	"	
	I _{IH4}	19							4	I19	I _{IH4} = I19		"	"	"	
	I _{IH5}	20							5	I20	I _{IH5} = I20		"	"	"	
	I _{IH6}	21							6	I21	I _{IH6} = I21		"	"	"	
	I _{IH7}	22							7	I22	I _{IH7} = I22		"	"	"	
	I _{IH8}	23							8	I23	I _{IH8} = I23		"	"	"	
	I _{IH9}	24							9	I24	I _{IH9} = I24		"	"	"	
	I _{IH10}	25							10	I25	I _{IH10} = I25		"	"	"	
	I _{IH11}	26							11	I26	I _{IH11} = I26		"	"	"	
	I _{IH12}	27							12	I27	I _{IH12} = I27		"	"	"	
	I _{IH13}	28													1	I28
	I _{IH14}	29						2	I29	I _{IH14} = I29			"	"	"	
	I _{IH15}	30						3	I30	I _{IH15} = I30			"	"	"	
	I _{IH16}	31						4	I31	I _{IH16} = I31			"	"	"	
	I _{IH17}	32						5	I32	I _{IH17} = I32			"	"	"	
	I _{IH18}	33						6	I33	I _{IH18} = I33			"	"	"	
	I _{IH19}	34						7	I34	I _{IH19} = I34			"	"	"	
	I _{IH20}	35						8	I35	I _{IH20} = I35			"	"	"	
	I _{IH21}	36						9	I36	I _{IH21} = I36			"	"	"	
	I _{IH22}	37						10	I37	I _{IH22} = I37			"	"	"	
	I _{IH23}	38						11	I38	I _{IH23} = I38			"	"	"	
	I _{IH24}	39						12	I39	I _{IH24} = I39			"	"	"	
	I _{OS}	40	"	"	"	0000 0000 0000	0000 0000 0000 0000	"	15	I40	mA	I _{OS} = I40	All device types	-40	1.0	mA

See footnote at end of table.

TABLE III. Group A inspection for all device types - Continued.

Subgroup	Symbol	Test no.	Applied voltage ref. pin no. 21 (figure 9)			Applied DUT digital code-word	Applied ref DAC digital code-word	Active relays	Measurement sense lines ref. pin no. 21			Equations and notes	Limits				
			22 V _{CC} (V) 2/	14 V _{EE} (V) 3/	13 V _{DD} (V) 1/	1<----->12	25<----->40		Pin	Value	Unit		Min	Max	Units		
						MSB<----->LSB	MSB<----->LSB										
T _A ¹ = +25°C	*PSS1	41	+15.0	-15.0	+5.0	0000 0000 0000	0000 0000 0000 1111	KA	41	E1	V	*PSS1a = .614 (E1-E2) *PSS1b = .614 (E3-E1) Device types 01 and 03 *PSS1a = .205 (E1-E4) *PSS1b = .205 (E5-E1) Device type 02	-.16	.16	LSB/°PS		
		42	+14.5	"	"	"	"	"	"	E2	"						
		43	+15.5	"	"	"	"	"	"	E3	"						
		44	+13.5	"	"	"	"	"	"	E4	"						
		45	+16.5	"	"	"	"	"	"	E5	"						
	-PSS1	46	+15.0	"	"	0000 0000 0000	0000 0000 0000 1111	"	"	E6	"	-PSS1a = .614 (E6-E7) -PSS1b = .614 (E8-E6) Device types 01 and 03 -PSS1a = .205 (E6-E9) -PSS1b = .205 (E10-E6) Device type 02	-.16	.16	"		
		47	"	-15.5	"	"	"	"	"	E7	"						
		48	"	-14.5	"	"	"	"	"	E8	"						
		49	"	-13.5	"	"	"	"	"	E9	"						
		50	"	-16.5	"	"	"	"	"	E10	"						
*PSS2	51	"	-15.0	"	0000 0000 0000	0000 0000 0000 1111	"	"	E11	"	*PSS2a = .205 (E11-E12) *PSS2b = .205 (E13-E11) Device types 01 and 03	-.16	.16	"			
	52	"	"	+4.5	"	"	"	"	E12	"							
	53	"	"	+5.5	"	"	"	"	E13	"							
T _A ² = +125°C	I _{CC}	54	"	"	+5.0	0111 1111 1111	1111 1111 1111 1111	"	22	I41	mA	I _{CC} = I41 Device types 01 and 03 Device type 02	1 1	30 20	mA "		
	I _{EE}	55	"	"	"	0111 1111 1111	1111 1111 1111 1111	"	14	I42	"	I _{EE} = I42 Device types 01 and 03 Device type 02	-45 -30	-1 -1	" "		
	I _{DD}	56	"	"	"	0111 1111 1111	1111 1111 1111 1111	"	13	I43	"	I _{DD} = I43 Device types 01 and 03	-	25	"		
	I _{IL1}	57	"	"	+5.5	0000 0000 0000	0000 0000 0000 1111	"	1	I44	"	I _{IL1} = I44 Device types 01 and 03 Device type 02	-1.6 0	- .2	" "		
		I _{IL2}	58	"	"	"	"	"	2	I45	"					I _{IL2} = I45	
		I _{IL3}	59	"	"	"	"	"	3	I46	"					I _{IL3} = I46	
		I _{IL4}	60	"	"	"	"	"	4	I47	"					I _{IL4} = I47	
		I _{IL5}	61	"	"	"	"	"	5	I48	"					I _{IL5} = I48	
		I _{IL6}	62	"	"	"	"	"	6	I49	"					I _{IL6} = I49	
		I _{IL7}	63	"	"	"	"	"	7	I50	"					I _{IL7} = I50	
		I _{IL8}	64	"	"	"	"	"	8	I51	"					I _{IL8} = I51	
		I _{IL9}	65	"	"	"	"	"	9	I52	"					I _{IL9} = I52	
		I _{IL10}	66	"	"	"	"	"	10	I53	"					I _{IL10} = I53	
		I _{IL11}	67	"	"	"	"	"	11	I54	"					I _{IL11} = I54	
		I _{IL12}	68	"	"	"	"	"	12	I55	"					I _{IL12} = I55	
	I _{IH1}	69	"	"	"	1111 1111 1111	1111 1111 1111 1111	"	1	I56	μA	I _{IH1} = I56 V _{IN} (logic) = 2.4 V Device types 01 and 03 Device type 02	-40 -1	40 300	μA "		
		I _{IH2}	70	(All applied voltages, active relays and digital code words are identical for test nos. 69 through 80.)					2	I57	"					I _{IH2} = I57	
		I _{IH3}	71						3	I58	"					I _{IH3} = I58	
		I _{IH4}	72						4	I59	"					I _{IH4} = I59	
		I _{IH5}	73						5	I60	"					I _{IH5} = I60	
		I _{IH6}	74						6	I61	"					I _{IH6} = I61	
		I _{IH7}	75						7	I62	"					I _{IH7} = I62	
		I _{IH8}	76						8	I63	"					I _{IH8} = I63	
I _{IH9}		77						9	I64	"	I _{IH9} = I64						
I _{IH10}		78						10	I65	"	I _{IH10} = I65						
I _{IH11}		79						11	I66	"	I _{IH11} = I66						
I _{IH12}		80						12	I67	"	I _{IH12} = I67						

See footnotes at end of table.

MIL-M-38510/137A

TABLE III. Group A inspection for all device types - Continued.

Subgroup	Symbol	Test no.	Applied voltage ref. pin no. 21 (figure 9)			Applied DUT digital code-word	Applied ref DAC digital code-word	Active relays	Measurement sense lines ref. pin no. 21			Equations and notes	Limits		Units	
			22 V _{CC} (V)	14 V _{EE} (V)	13 V _{DD} (V) 1/	1<----->12 MSB<----->LSB	25<----->40 MSB<----->LSB		Pin	Value	Unit		Min	Max		
2 T _A = +125°C	I _{IH13}	81	+15.0	-15.0	+5.5	1111 1111 1111	1111 1111 1111 1111	KA	1	I68	μA	I _{IH13} = I68 V _{IN} (logic) = 5.5 V Device types 01 and 03 Device type 02	-40 -1	40 500	μA "	
	I _{IH14}	82	"	"	"	"	"	"	2	I69	"	I _{IH14} = I69	"	"	"	
	I _{IH15}	83	"	"	"	"	"	"	3	I70	"	I _{IH15} = I70	"	"	"	
	I _{IH16}	84	"	"	"	"	"	"	4	I71	"	I _{IH16} = I71	"	"	"	
	I _{IH17}	85	"	"	"	"	"	"	5	I72	"	I _{IH17} = I72	"	"	"	
	I _{IH18}	86	"	"	"	"	"	"	6	I73	"	I _{IH18} = I73	"	"	"	
	I _{IH19}	87	"	"	"	"	"	"	7	I74	"	I _{IH19} = I74	"	"	"	
	I _{IH20}	88	"	"	"	"	"	"	8	I75	"	I _{IH20} = I75	"	"	"	
	I _{IH21}	89	"	"	"	"	"	"	9	I76	"	I _{IH21} = I76	"	"	"	
	I _{IH22}	90	"	"	"	"	"	"	10	I77	"	I _{IH22} = I77	"	"	"	
	I _{IH23}	91	"	"	"	"	"	"	11	I78	"	I _{IH23} = I78	"	"	"	
	I _{IH24}	92	"	"	"	"	"	"	12	I79	"	I _{IH24} = I79	"	"	"	
	I _{OS}	93	"	"	"	0000 0000 0000	0000 0000 0000 0000	"	15	I80	mA	I _{OS} = I80	-40	1.0	mA	
	+P _{SS1}	94 95 96 97 98	+14.5 +15.5 +13.5 +16.5	" " " "	+5.0 " " "	0000 0000 0000 " " "	0000 0000 0000 1111 " " "	" " " "	41 " " "	E14 E15 E16 E17 E18	V " " " "	+P _{SS1a} = .614 (E14-E15) +P _{SS1b} = .614 (E16-E14) Device types 01 and 03 +P _{SS1a} = .205 (E14-E17) +P _{SS1b} = .205 (E18-E14) Device type 02	-1.16 " " -1.12	.16 " " .12	LSB/μPS " "	
	-P _{SS1}	99 100 101 102 103	+15.0 " " " "	" -15.5 -14.5 -13.5 -16.5	" " " " "	0000 0000 0000 " " "	0000 0000 0000 1111 " " "	" " " " "	" " " " "	E19 E20 E21 E22 E23	" " " " "	-P _{SS1a} = .614 (E19-E20) -P _{SS1b} = .614 (E21-E19) Device types 01 and 03 -P _{SS1a} = .205 (E19-E22) -P _{SS1b} = .205 (E23-E19) Device type 02	-1.16 " " -1.12	.16 " " .12	LSB/μPS " "	
	+P _{SS2}	104 105 106	" " "	-15.0 " "	" +4.5 +5.5	0000 0000 0000 " "	0000 0000 0000 1111 " "	" " "	" " "	E24 E25 E26	" " "	+P _{SS2a} = .205 (E24-E25) +P _{SS2b} = .205 (E26-E24) Device types 01 and 03	-1.15 "	.16 "	"	
	3 T _A = -55°C	(All test parameters, test conditions, equations, and test limits are identical with those specified in table III, subgroup 2 (T _A = +125°C). Test numbers 54 through 106.														
	4 T _A = +25°C	V _{REF}	159	+15.0	-15.0	+5.0	1111 1111 1111	1111 1111 1111 1111	KA	24	E39	V	V _{REF} = E39 Device types 01 and 03 Device type 02	5.99 6.23	6.60 6.37	V "
		V _{OS}	160	"	"	"	1111 1111 1111	0111 1111 1111 1111	"	41	E40	"	V _{OS} = 4.096* (E40) Device types 01 and 03 Device type 02	-2 "	2 "	LSB "
		A _E	161 162	" "	" "	" "	0000 0000 0000 1111 1111 1111	0000 0000 0000 0111 0111 1111 1111 1111	" "	" "	E41 E42	" "	A _E = (E41-E42)/10 Device types 01 and 03 Device type 02	-1 -1.2	.1 .2	% "
		B _{pAE}	163 164	" "	" "	" "	0000 0000 0000 1111 1111 1111	0000 0000 0000 1111 1111 1111 1111 1111	" "	" "	E43 E44	" "	B _{pAE} = (E43-E44)/20 Device types 01 and 03 Device type 02	-1 -1.2	.1 .2	" "

See footnotes at end of table.

TABLE III. Group A inspection for all device types - Continued.

Subgroup	Symbol	Test no.	Applied voltage ref. pin no. 21 (figure 9)			Applied DUT digital code-word	Applied ref DAC digital code-word	Active relays	Measurement sense lines ref. pin no. 21			Equations and notes	Limits				
			22 V _{CC} (V)	14 V _{EE} (V)	13 V _{DD} (V) 1/	1<----->12 MSB<----->LSB	25<----->40 MSB<----->LSB		Pin	Value	Unit		Min	Max	Units		
4 T _A = +25°C	BpOE	165	+15.0	-15.0	+5.0	1111 1111 1111	0000 0000 0000 1111	KA	41	E45	V	BpOE = 2.05* (E45) Device types 01 and 03 Device type 02	-4 -8	4 8	LSB "		
	BZE	166	"	"	"	0111 1111 1111	0111 1111 1111 1111	"	"	E46	"	BZE = 2.05* (E46) Device types 01 and 03 Device type 02	-2 -4	2 4	" "		
	LE1	167	"	"	"	0000 0000 0000	0000 0000 0000 1111	"	"	E47	"	For end-point linearity error, L _E (N) = 2.05*(E(N+48)-V(ideal)) V(ideal)=N1*S-E48 N1=applied DUT code-word S=(E47-E49)/4095 LE1 = 2.05* (E49-1*S-E48) Device types 01 and 02 Device type 03	-.5 -.25	.5 .25	" "		
		168	"	"	"	1111 1111 1111	1111 1111 1111 1111	"	"	E48	"						
		169	"	"	"	1111 1111 1110	1111 1111 1110 1111	"	"	E49	"						
		LE2	170	"	"	"	1111 1111 1101	1111 1111 1101 1111	"	"	E50					"	LE2 = 2.05*(E50-2*S-E49)
		LE3	171	"	"	"	0000 0000 0100	0000 0000 0100 1111	"	"	E51					"	LE3 = 2.05*(E51-4*S-E49)
		LE4	172	"	"	"	0000 0000 1000	0000 0000 1000 1111	"	"	E52					"	LE4 = 2.05*(E52-9*S-E48)
		LE5	173	"	"	"	0000 0001 0000	0000 0001 0000 1111	"	"	E53					"	LE5 = 2.05*(E53-16*S-E48)
		LE6	174	"	"	"	0000 0010 0000	0000 0010 0000 1111	"	"	E54					"	LE6 = 2.05*(E54-32*S-E48)
	LE7	175	"	"	"	0000 0100 0000	0000 0100 0000 1111	"	"	E55	"	LE7 = 2.05*(E55-64*S-E49)					
	LE8	176	"	"	"	0000 1000 0000	0000 1000 0000 1111	"	"	E56	"	LE8 = 2.05*(E56-128*S-E49)					
	A. Record, (0000 8888 8888), the sum of the code-words from tests 167-176 with positive linearity errors.												4/				
	B. Record, (0000 0000 0000), the sum of the code-words from tests 167-176 with negative linearity errors.												4/				
	LE9	177	"	"	"	0001 0000 0000	0001 0000 0000 1111	"	"	E57	"	LE9 = 2.05*(E57-256*S-E48) Device types 01 and 02 Device type 03	-.5 -.25	.5 .25	" "		
	LE10	178	"	"	"	0010 0000 0000	0010 0000 0000 1111	"	"	E58	"	LE10 = 2.05*(E58-512*S-E48)	"	"	"		
	LE11	179	"	"	"	0011 0000 0000	0011 0000 0000 1111	"	"	E59	"	LE11 = 2.05*(E59-768*S-E48)	"	"	"		
	LE12	180	"	"	"	0100 0000 0000	0100 0000 0000 1111	"	"	E60	"	LE12 = 2.05*(E60-1024*S-E49)	"	"	"		
	LE13	181	"	"	"	0101 0000 0000	0101 0000 0000 1111	"	"	E61	"	LE13 = 2.05*(E61-1280*S-E48)	"	"	"		
	LE14	182	"	"	"	0110 0000 0000	0110 0000 0000 1111	"	"	E62	"	LE14 = 2.05*(E62-1536*S-E48)	"	"	"		
	LE15	183	"	"	"	0111 0000 0000	0111 0000 0000 1111	"	"	E63	"	LE15 = 2.05*(E63-1842*S-E48)	"	"	"		
	LE16	184	"	"	"	1000 0000 0000	1000 0000 0000 1111	"	"	E64	"	LE16 = 2.05*(E64-2048*S-E48)	"	"	"		
	LE17	185	"	"	"	1001 0000 0000	1001 0000 0000 1111	"	"	E65	"	LE17 = 2.05*(E65-2304*S-E49)	"	"	"		
	LE18	186	"	"	"	1010 0000 0000	1010 0000 0000 1111	"	"	E66	"	LE18 = 2.05*(E66-2560*S-E48)	"	"	"		
	LE19	187	"	"	"	1011 0000 0000	1011 0000 0000 1111	"	"	E67	"	LE19 = 2.05*(E67-2816*S-E49)	"	"	"		
	LE20	188	"	"	"	1100 0000 0000	1100 0000 0000 1111	"	"	E68	"	LE20 = 2.05*(E68-3072*S-E49)	"	"	"		
	LE21	189	"	"	"	1101 0000 0000	1101 0000 0000 1111	"	"	E69	"	LE21 = 2.05*(E69-3329*S-E49)	"	"	"		
	LE22	190	"	"	"	1110 0000 0000	1110 0000 0000 1111	"	"	E70	"	LE22 = 2.05*(E70-3584*S-E48)	"	"	"		
	LE23	191	"	"	"	1111 0000 0000	1111 0000 0000 1111	"	"	E71	"	LE23 = 2.05*(E71-3840*S-E48)	"	"	"		
	A. Record the DUT code-word, (XXXX 0000 0000), with the most positive error.																
	B. Record the DUT code-word, (YYYY 0000 0000), with the most negative error.																
	Determine the sum of the recorded code-words obtained from tests 167-176 and from tests 177-191 for positive errors. Measure and calculate Linearity error for the new DUT code-word (XXXX 8888 8888). (See table I, 5/)																
	LE24	192	"	"	"	XXXX 8888 8888 XXXX 8888 8888 1111		"	"	E72	"	LE24 = 2.05*(E72-((ON-BITS)*S)-E48) Device types 01 and 02 Device type 03	-.5 -.25	.5 .25	" "		
Determine the sum of the recorded code-words obtained from tests 167-176 and from tests 177-191 for negative errors. Measure and calculate Linearity error for the new DUT code-word (YYYY 0000 0000). (See table I, 5/)																	
LE25	193	"	"	"	YYYY 0000 0000 YYYY 0000 0000 1111		"	"	E73	"	LE25 = 2.05*(E73-((ON-BITS)*S)-E48) Device types 01 and 02 Device type 03	-.5 -.25	.5 .25	" "			

See footnotes at end of table.

TABLE III. Group A inspection for all device types - Continued.

Subgroup	Symbol	Test no.	Applied voltage ref. pin no. 21 (figure 9)			Applied DUT digital code-word		Applied ref DAC digital code-word		Active relays	Measurement sense lines ref. pin no. 21			Equations and notes	Limits		
			22 V _{CC} (V)	14 V _{EE} (V)	13 V _{DD} (V)	1<----->12	25<----->40	Pin	Value		Unit	Min	Max		Units		
						MSB<----->LSB	MSB<----->LSB										
4 T _A = +25°C	D _{LE1}	194 195	+15.0	-15.0	+5.0	1111 1111 1111 1111 1111 1110	1111 1111 1111 1111 1111 1111 1110 1111	KA	41	E74 E75	V	D _{LE1} = 2.05*(E75-E74)-1 All device types	-1.0	1.0	LSB		
	D _{LE2}	196 197	"	"	"	1111 1111 1101 1111 1111 1100	1111 1111 1101 1111 1111 1111 1100 1111	"	"	E76 E77	"	D _{LE2} = 2.05*(E76-E75)-1	"	"	"		
	D _{LE3}	198 199	"	"	"	1111 1111 1011 1111 1111 1000	1111 1111 1011 1111 1111 1111 1000 1111	"	"	E78 E79	"	D _{LE3} = 2.05*(E78-E77)-1	"	"	"		
	D _{LE4}	200 201	"	"	"	1111 1111 0111 1111 1111 0000	1111 1111 0111 1111 1111 1111 0000 1111	"	"	E80 E81	"	D _{LE4} = 2.05*(E80-E79)-1	"	"	"		
	D _{LE5}	202 203	"	"	"	1111 1110 1111 1111 1110 0000	1111 1110 1111 1111 1111 1110 0000 1111	"	"	E82 E83	"	D _{LE5} = 2.05*(E82-E81)-1	"	"	"		
	D _{LE6}	204 205	"	"	"	1111 1101 1111 1111 1100 0000	1111 1101 1111 1111 1111 1100 0000 1111	"	"	E84 E85	"	D _{LE6} = 2.05*(E84-E83)-1	"	"	"		
	D _{LE7}	206 207	"	"	"	1111 1011 1111 1111 1000 0000	1111 1011 1111 1111 1111 1000 0000 1111	"	"	E86 E87	"	D _{LE7} = 2.05*(E86-E85)-1	"	"	"		
	D _{LE8}	208 209	"	"	"	1111 0111 1111 1111 0000 0000	1111 0111 1111 1111 1111 0000 0000 1111	"	"	E88 E89	"	D _{LE8} = 2.05*(E88-E87)-1	"	"	"		
	D _{LE9}	210 211	"	"	"	1110 1111 1111 1110 0000 0000	1110 1111 1111 1111 1110 0000 0000 1111	"	"	E90 E91	"	D _{LE9} = 2.05*(E90-E89)-1	"	"	"		
	D _{LE10}	212 213	"	"	"	1101 1111 1111 1100 0000 0000	1101 1111 1111 1111 1100 0000 0000 1111	"	"	E92 E93	"	D _{LE10} = 2.05*(E92-E91)-1	"	"	"		
	D _{LE11}	214 215	"	"	"	1011 1111 1111 1000 0000 0000	1011 1111 1111 1111 1000 0000 0000 1111	"	"	E94 E95	"	D _{LE11} = 2.05*(E94-E93)-1	"	"	"		
	D _{LE12}	216	"	"	"	0111 1111 1111	0111 1111 1111 1111	"	"	E96	"	D _{LE12} = 2.05*(E96-E95)-1	"	"	"		
5 T _A = +125°C	d _{VREF} /dT	217	"	"	"	1111 1111 1111	1111 1111 1111 1111	"	24	E97	"	d _{VREF} /dT=10000*(E97-E39)/(E39) All device types	-20	20	ppm/°C		
	d _{VQS} /dT	218	"	"	"	1111 1111 1111	0111 1111 1111 1111	"	41	E98	"	d _{VQS} /dT=.041*(E98-E40) All device types	-.12	.12	LSB/°C		
	d _{AE} /dT	219 220	"	"	"	0000 0000 0000 1111 1111 1111	0000 0000 0000 1111 0111 1111 1111 1111	"	"	E99 E100	"	d _{AE} /dT=10*(E99-E100-E41+E42) All device types	-20	20	ppm/°C		
	d _{BPOE} /dT	221	"	"	"	1111 1111 1111	0000 0000 0000 1111	KA	"	E101	"	d _{BPOE} /dT=.02*(E101-E45) All device types	-.08	.08	"		
	d _{BZE} /dT	222	"	"	"	0111 1111 1111	0111 1111 1111 1111	"	"	E102	"	d _{BZE} /dT=.02*(E102-E46) All device types	-.04	.04	"		
(All test parameters, test conditions, equations, and test limits remaining are identical with those specified in table III subgroup 4, T _A = +25°C). Test numbers 167 through 216.																	
6 T _A = -55°C	d _{VREF} /dT	272	+15.0	-15.0	+5.0	1111 1111 1111	1111 1111 1111 1111	KA	24	E152	V	d _{VREF} /dT=12500*(E152-E39)/(E39) All device types	-20	20	ppm/°C		
	d _{VQS} /dT	273	"	"	"	1111 1111 1111	0111 1111 1111 1111	"	41	E153	"	d _{VQS} /dT=.051*(E153-E40) All device types	-.012	.012	LSB/°C		
	d _{AE} /dT	274 275	"	"	"	0000 0000 0000 1111 1111 1111	0000 0000 0000 0111 0111 1111 1111 1111	"	"	E154 E155	"	d _{AE} /dT=12.5*(E154-E155-E41+E42) All device types	-20	20	ppm/°C		

See footnotes at end of table.

MIL-M-38510/137A

27

See footnotes at end of table.

- 1/ Voltage V_{DD} is not required for device type 02.
- 2/ For device type 02, the V_{CC} test voltages shall be $+15.0 \pm 1.5$ V.
- 3/ For device type 02, the V_{EE} test voltages shall be -15.0 ± 1.5 V.
- 4/ "B", "C", "X" and "Y" may be either a digital "0" or a digital "1" in the designated bit location.

4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be specified in method 5005 of MIL-STD-883, and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883, and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection. Group A inspection shall be in accordance with table I of method 5005 of MIL-STD-883, and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 9, 10 and 11 shall be omitted.
- c. A special subgroup shall be added to group A inspection for class S only and it shall consist of the conditions and limits as specified in table III. Subgroup 12, LTPD shall be 15.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of method 5005 of MIL-STD-883 and as follows:

- a. Electrical parameters shall be as specified in table II herein. For class S devices, delta limits shall apply only to subgroup 5 of group B inspection.
- b. Steady-state life test for class S devices shall be in accordance with table IIa of method 5005 of MIL-STD-883, using the circuit shown on figure 8. If the alternate burn-in conditions are used the circuit shown on figure 7 shall be used.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table III of method 5005 of MIL-STD-883 and as follows:

- a. End-point electrical parameters shall be as specified in table II herein. Delta limits shall apply only to subgroup 1 of group C inspection for class B devices.
- b. Steady-state life test (method 5005 of MIL-STD-883) conditions:
 - (1) Test condition B, using the circuit shown on figure 7; or test condition D, using the circuit shown on figure 8.
 - (2) $T_A = +125^{\circ}\text{C}$ minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-STD-38510 and method 1005 of MIL-STD-883.
- c. A special subgroup shall be added to the group C inspection requirements and shall consist of the tests, conditions, and limits specified for subgroup 12 of group A. The LTPD for the special subgroup shall be 15 for all classes.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883 and as follows:

- a. End-point electrical parameters shall be as specified in table II herein.
- b. This group shall be measured only for initial qualification and thereafter for group D tests at $+25^{\circ}\text{C}$.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables. Electrical test circuits as prescribed herein or in the referenced test methods of MIL-STD-883 shall be acceptable. Other test circuits shall require the approval of the qualifying activity.

4.5.1 Voltage and current. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the reference terminal.

4.5.2 Burn-in and life test cooldown procedure. When devices are measured at +25°C following application of the steady-state life or burn-in test condition, they shall be cooled to within 10°C of their power stable condition at +25°C prior to removal of the bias.

TABLE IV. Group C end-point electrical parameters.

Device type	Symbol	Delta 1/	End-point limits		
			Min	Max	Units
01,03	V _{OS}	±2	-3	+3	LSB
02	V _{OS}	±1	-3	+3	LSB
01,03	A _E	±.25	-.25	+.25	%
02	A _E	±.05	-.25	+.25	%
01,03	B _{ZE}	±4	-6	+6	LSB
02	B _{ZE}	±2	-6	+6	LSB
01	L _E	±1	-1.5	+1.5	LSB
02,03	L _E	±.25	-.5	+.5	LSB

1/ Delta limits apply to the measured value (see delta limit definition in MIL-M-38510).

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Ordering data. The acquisition document should specify the following:

- Complete part number (see 1.2).
- Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- Requirements for certificate of compliance, if applicable.
- Requirements for notification of change of product or process to the contracting activity in addition to notification to the qualifying activity, if applicable.
- Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action and reporting of results, if applicable.

- f. Requirements for product assurance options.
- g. Requirements for special lead lengths or lead forming, if applicable. These requirements shall not affect the part number.
- h. Requirements for "JAN" marking.

6.3 Logistic support. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class S for National Aeronautics and Space Administration or class B for Department of Defense (see 1.2.2) and lead finish C (see 3.3). Longer length leads and lead forming shall not affect the part number.

6.4 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331, and as follows:

I_{CC} , I_{EE} , I_{DD} , - - - - -	Input currents for positive, negative and logic voltage supplies, respectively.
I_{OSC} - - - - -	Output short circuit current
I_{IL} - - - - -	Digital low level input current
I_{IH} - - - - -	Digital high level input current
V_{FSR} - - - - -	Full scale voltage range
V_{IN} - - - - -	Digital input voltage
V_{REF} - - - - -	Reference voltage
dV_{REF}/dT - - - - -	Reference voltage change/degree celsius
V_{OS} - - - - -	Offset voltage
dV_{OS}/dT - - - - -	Offset voltage change/degree celsius
A_E - - - - -	Gain error
dA_E/dT - - - - -	Gain error change/degree celsius
B_{PAE} - - - - -	Bipolar gain error
B_{POE} - - - - -	Bipolar offset error
dB_{POE}/dT - - - - -	Bipolar offset error change/degree celsius
B_{ZE} - - - - -	Bipolar zero volt error
dB_{ZE}/dT - - - - -	Bipolar zero volt error change/degree celsius
P_{SS} - - - - -	Power supply sensitive
LE - - - - -	Bit linearity error
DLE - - - - -	Differential linearity error
ZEA - - - - -	Zero output voltage error adjustment
AEA - - - - -	Gain error adjustment
Z_{REF} - - - - -	Reference input resistance
t_{SLH} - - - - -	Low-to-high output settling time
t_{SHL} - - - - -	High-to-low output settling time
N_O - - - - -	Output noise voltage
T_A - - - - -	Ambient temperature
θ_{JC} - - - - -	Junction-to-case thermal resistance
θ_{JA} - - - - -	Junction-to-ambient thermal resistance
MSB - - - - -	Most significant bit
LSB - - - - -	Least significant bit

Bipolar mode. Bipolar mode is the D/A converter operation mode that provides both positive and negative output voltages in response to an offset binary input code.

Bipolar zero error drift. Bipolar zero error drift is the change of the bipolar zero error with temperature with the device operating in the bipolar voltage output mode.

Bipolar gain. Bipolar gain is the gain in the bipolar mode. It is the ratio of the full scale output voltage change to the input code change in the bipolar mode. In this specification it is measure as the output voltage change between the input codes of zero and full scale.

Bipolar gain error. Bipolar gain error is the difference between the actual static gain and the ideal static gain the measured between zero and full scale.

Bipolar offset error. Bipolar offset error is the difference between the actual and the ideal output voltage with the device operating in the bipolar mode and the digital inputs at zero.

Bipolar offset error drift. Bipolar offset error drift is the change of the bipolar offset error with temperature with the device operating in the bipolar voltage output mode.

Bipolar zero error drift. Bipolar zero error drift is the change of the bipolar zero error with temperature with the device operating in the bipolar voltage output mode.

Bipolar zero error. Bipolar zero error is the difference between the actual and the ideal (0 volts) output with the device operating in the bipolar mode and with the input digital code at 1000 0000 0000.

Differential linearity error. Differential linearity error is the difference between the actual separation of two adjacent output levels and the ideal separation of one LSB.

Full-scale output voltage range. The full-scale output voltage range is the output voltage change between the input codes of all zeros to ones plus the voltage equivalent to one additional LSB.

Gain. Gain is the ratio of the output voltage change to an input code change with the device operating in the unipolar mode. In this specification it is measured between the codes of zero to full scale.

Gain drift. Gain drift is the change of gain with temperature.

Gain error. Gain error is the difference between the actual static gain and the ideal static gain.

Least significant bit. The LSB of the digital code-word is the bit that causes the least change to the output level. When the LSB changes state, the ideal output level changes by the value of the full scale range divided by 4096.

Hybrid. Hybrid technology may include many devices and/or components; such as, IC's transistors, resistors, capacitors, etc. on a single ceramic or alumina substrate in a DIP.

Monolithic. Integrated circuit monolithic technology includes all of the components; such as, transistors, resistors, capacitor, etc. on a single silicon substrate in a DIP.

Monotonicity. An ADC or DAC transfer function is monotonic if the ratio of the incremental change in the output to an incremental change in the input does not change sign over the entire full scale range.

Most significant bit. The MSB of the digital codeword is the bit that causes the most change to the output level. When the MSB changes state, the output level changes by one-half of the full scale output range.

Offset. Offset is the output voltage for an input code of all zeros.

Offset binary code. Offset binary code is the natural binary code representing the full scale range but offset by one-half of the full scale range. Offset binary code represents analog values between minus full scale for all zeros to plus full scale for all ones.

Power supply sensitivity at full scale. Power supply sensitivity at full scale is the change in the full scale output level with a change in the power supply voltage.

Resolution. Resolution of a DAC is the smallest ideal increment between two adjacent output levels over the full-scale range of the converter.

Settling time. Settling time is the elapsed time from the application of a full-scale step input to the DAC to the time when the output has entered and remained within a 1/2 LSB error band around its final value.

Unipolar mode. Unipolar mode is the D/A converter operation mode that includes output voltages or currents of one polarity only.

6.5 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

<u>Military device type</u>	<u>Generic-industry type</u>
01	DAC 87 (Hybrid)
02	DAC 87 (Monolithic)
03	DAC 87 (Hybrid)

6.6 Handling. MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protective devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:

- a. Devices should be handled on benches with conductive and grounded surface.
- b. Ground test equipment, tools, and operator.
- c. Do not handle devices by the leads.
- d. Store devices in conductive foam or carriers.
- e. Avoid use of plastic, rubber, or silk in MOS areas.
- f. Maintain relative humidity above 50 percent.

6.7 Changes from previous issue. Asterisks are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.

Custodians:

Army - ER
Navy - EC
Air Force - 17

Preparing activity:

Air Force - 17

Agent:

DLA - ES

Review activities:

Army - AR, MI
Navy - OS, SH
Air Force - 11, 19, 80, 85, 99
DLA - ES

(Project 5962-0926)

User activities:

Army - SM
Navy - AS, CG, MC

Civil Agency Coordinating Activity:

NASA - NA