

MILITARY SPECIFICATION

MICROCIRCUITS, LINEAR MONOLITHIC AND MULTICHIP, SILICON 12 BIT DIGITAL-TO-ANALOG CONVERTERS

This specification is approved for use by all Departments and Agencies of the Department of Defense.

Reactivated for new design as of 13 September 2004. May be used for either new or existing design acquisition

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF-38535

1. SCOPE

1.1 Scope. This specification covers the detail requirements for monolithic silicon, bipolar, interface, memory core drivers. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.3)

1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535, and as specified herein.

1.2.1 Device types. The device types are as follows:

<u>Device type</u>	<u>Circuit</u>
01	D/A converter, 12 bit, external reference
02	D/A converter, 12 bit, internal reference
03	D/A converter, 12 bit, internal reference high speed
04	D/A converter, 12 bit, external reference high speed

1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.

1.2.3 Case outline. The case outlines are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
J	GDIP1-T24 or CDIP2-T24	24	Dual-in-line

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, 3990 East Broad St., Columbus, OH 43218-3990, or emailed to bipolar@dsccl.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at www.dodssp.daps.mil.

1.3 Absolute maximum ratings.

	<u>01, 02</u>	<u>03, 04</u>
Supply voltage ($\pm V_S$)	± 18 V dc	± 18 V dc
Reference voltage, Hi input	$\pm V_S$	± 12 V dc
Reference voltage, Lo input	$\pm V_S$	
Digital inputs	$\pm V_S$	-1, +7 V dc
Bipolar offset to analog common	$\pm V_S$	± 12 V dc
10 V span R to analog common	$\pm V_S$	± 12 V dc
20 V span R to analog common	$\pm V_S$	± 24 V dc
DAC output voltage	$\pm V_S$, -5 V	-3, 12 V dc
Power ground to reference ground	---	± 1 V dc
Lead temperature (soldering – 10 V seconds)	+300°C	
Junction temperature (T_J).....	+175°C	
Storage temperature range	-65°C to +150°C	

1.4 Recommended operating conditions.

Supply voltage range (V_{CC}):	
Device type 01	4.5 V to 16.5 V
Device type 02	4.75 V to 15.75 V
Device type 03	13.5 V to 16.5 V
Device type 04	Not required
Supply voltage range (V_{EE}):	
Device types 01, 03, and 04	-15 V $\pm$ 1.5 V
Device type 02	-15 V $\pm$ 0.75 V
Reference voltage:	
Device types 01, 03, and 04	10.000 V
Device type 02	2.500 V
Output compliance voltage	0 V dc
Logic thresholds:	
TTL logic "0"	0.8 V dc maximum
TTL logic "1"	2.0 V dc minimum
CMOS logic "0" (devices 01 and 02)	30% V_{CC} maximum
CMOS logic "1" (devices 01 and 02)	70% V_{CC} minimum
Ambient operating temperature range (T_A)	-55°C to +125°C

1.5 Power and thermal characteristics.

<u>Case outline</u>	<u>Maximum allowable power dissipation</u>	<u>Maximum θ_{JC}</u>	<u>Maximum θ_{JA}</u>
J	1 W @ $T_A = 125^\circ\text{C}$	40°C/W	50°C/W

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications and Standards. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.

2.3 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.4).

3.2 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.3.2 Schematic circuits. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity (DSCC-VA) upon request.

3.3.3 Case outlines. The case outlines shall be as specified in 1.2.3.

3.4 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.5 Electrical performance characteristics. The electrical performance characteristics are as specified in table I, and apply over the full recommended ambient operating temperature range, unless otherwise specified.

3.6 Electrical test requirements. Electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.8 Marking. Marking shall be in accordance with MIL-PRF-38535.

3.9 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 56 (see MIL-PRF-38535, appendix A).

TABLE I. Electrical performance characteristics.

Characteristics	Symbol	Conditions <u>1/ 2/ 3/</u> -55°C ≤ T _A ≤ +125°C unless otherwise specified		Device type	Limits		Unit
					Min	Max	
Monotonicity	----	Guaranteed by the bit linearity and major carry error tests.		01, 02	12		Bits
				03, 04	12		
Supply current from V _{CC}	I _{CC}	V _{CC} = 15 V, All input bits = 10.5 V All input bits = 2.4 V <u>4/</u>		01	+3	+18	mA
				02	+3	+20	
				03	1	5	
Supply current from V _{EE}	I _{EE}	V _{CC} = 15 V, All input bits = 4.5 V All input bits = 0.8 V		01, 02	-25	-5	mA
				03, 04	-18	-5	
Logic “1” input current	I _{IH}	V _{CC} = 15 V, V _{IN} (logic “1”) = 10.5 V, Each input measured separately, V _{IN} (logic “1”) = 5.5 V		01, 02	-1	+100	μA
				03	-300	300	
				04	145	300	
Logic “0” input current	I _{IL}	V _{CC} = 15 V, V _{IN} (logic “0”) = 0 V, Each input measured separately,		01, 02	-200	+1	μA
				03	-100	100	
				04	5	100	
Full scale current	I _{FS}	All inputs logic “1”, V _O = 0 V		01, 02, 03, 04	-2.7	-1.6	mA
Zero scale current (TTL)	I _{ZS1}	All inputs logic “0”, <u>5/</u> V _O = 0 V, T _A = 25°C		01, 02, 03, 04	-2	2	LSB
		-55°C ≤ T _A ≤ 125°C		01, 02, 03, 04	-3	3	
Zero scale current (CMOS)	I _{ZS2}	All input bits = 4.5 V, <u>5/</u> V _O = 0 V, V _{CC} = 15 V, T _A = 25°C		01, 02	-2	2	LSB
		-55°C ≤ T _A ≤ 125°C		01, 02	-3	3	
Zero scale current drift	dI _{ZS} /dt	25°C to 125°C and <u>5/</u> 25°C to -55°C		01, 02, 03, 04	-0.01	0.01	LSB/°C
Gain error (TTL)	A _{E1}	All inputs = Logic “1” <u>5/ 6/</u>	T _A = 25°C	01, 03, 04	-0.20	+0.20	%
				02	-0.16	+0.16	
			T _A = 125°C	01	-0.25	+0.25	
				02	-0.46	+0.46	
				03	-0.50	+0.50	
				04	-0.30	+0.30	
			T _A = -55°C	01	-0.24	+0.24	
				02	-0.40	+0.40	
				03	-0.44	+0.44	
				04	-0.28	+0.28	

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued.

Characteristics	Symbol	Conditions <u>1/ 2/ 3/</u> -55°C ≤ T _A ≤ +125°C unless otherwise specified		Device type	Limits		Unit
					Min	Max	
Gain error (CMOS)	A _{EE}	Logic "1" = 10.5 V, V _{CC} = 15 V, T _A = 25°C <u>5/ 6/</u>		01	-0.20	+0.20	%
				02	-0.16	+0.16	
Bipolar gain error	B _{PAE}	Over ±10 V output range, T _A = 25°C, <u>5/ 6/</u>		01, 03, 04	-0.20	+0.20	%
				02	-0.16	+0.16	
Gain drift	d _{AE1} /dt	From 25°C to 125°C and 25°C to -55°C <u>5/</u>		01	-5	+5	PPM/°C
				02, 03	-30	+30	
				04	-10	10	
Reference output voltage	V _{REF}	All logic bits logic "0", V _{CC} = 15 V, V _{EE} = -15 V		02	2.45	2.55	V
				03	9.90	10.1	
Bipolar offset error	B _{POE}	All inputs = Logic "0" <u>5/ 7/</u>	T _A = 25°C	01, 03, 04	-8	+8	LSB
				02	-6.5	+6.5	
			T _A = 125°C	01	-10.0	+10.0	
				02	-18.5	+18.5	
				03	-20.0	+20.0	
				04	-12.0	+12.0	
			T _A = -55°C	01	-9.6	+9.6	
				02	-16.1	+16.1	
				03	-17.6	+17.6	
				04	-11.2	+11.2	
Bipolar offset drift	dB _{POE} dt	From 25°C to 125°C and 25°C to -55°C <u>5/</u>		01	-0.02	0.02	LSB/°C
				02, 03	-0.12	0.12	
				04	-0.04	0.04	
Bipolar zero error (TTL)	B _{ZE}	Input bits = 4,000 (octal) <u>5/</u>	T _A = 25°C	01	-6.5	6.5	LSB
				02	-6.5	6.5	
				03, 04	-6.0	6.0	
			T _A = 125°C	01	-8.5	+8.5	
				02	-10.5	+10.5	
				03, 04	-10.0	+10.0	
			T _A = -55°C	01	-8.1	+8.1	
				02	-9.7	+9.7	
				03, 04	-9.2	+9.2	
Bipolar zero drift	dB _{ZE} dt	From 25°C to 125°C and 25°C to -55°C <u>5/</u>		01	-0.02	0.02	LSB/°C
				02, 03, 04	-0.04	0.04	

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued.

Characteristics	Symbol	Conditions <u>1/ 2/ 3/</u> -55°C ≤ T _A ≤ +125°C unless otherwise specified	Device type	Limits		Unit
				Min	Max	
Power supply sensitivity from V _{CC} at full scale (TTL)	+P _{SS1}	V _{CC} = 5 ±0.5 V, <u>8/</u> T _A = 25°C, V _{CC} = 5 ±0.25 V	01	-0.04	0.04	LSB/%PS
			02	-0.15	0.15	
		V _{CC} = 5 ±0.5 V, <u>8/</u> -55°C ≤ T _A ≤ 125°C, V _{CC} = 5 ±0.25 V	01	-0.07	0.07	
			02	-0.25	0.25	
Power supply sensitivity from V _{CC} at full scale (CMOS)	+P _{SS2}	V _{CC} = 15 ±1.5 V, <u>8/</u> T _A = 25°C, V _{CC} = 15 ±0.75 V, V _{CC} = 15 ±1.5 V, 12 ± 0.6 V	01	-0.04	0.04	LSB/%PS
			02	-0.15	0.15	
			03	-0.04	0.04	
		V _{CC} = 15 ±1.5 V, <u>8/</u> -55°C ≤ T _A ≤ 125°C, V _{CC} = 15 ±0.75 V, V _{CC} = 15 ±1.5 V, 12 ± 0.6 V	01	-0.07	0.07	
			02	-0.25	0.25	
			03	-0.08	0.08	
Power supply sensitivity from V _{EE} at full scale	-P _{SS}	V _{EE} = -15 ±1.5 V, <u>8/</u> T _A = 25°C, V _{EE} = -15 ±0.75 V, V _{EE} = -15 ±1.5 V, -12 ± 0.6 V	01	-0.07	0.07	LSB/%PS
			02	-0.25	0.25	
			03,04	-0.1	0.1	
		V _{EE} = -15 ±1.5 V, <u>8/</u> -55°C ≤ T _A ≤ 125°C, V _{EE} = -15 ±0.75 V, V _{EE} = -15 ±1.5 V, -12 ± 0.6 V	01	-0.15	0.15	
			02	-0.5	0.5	
			03,04	-0.2	0.2	
Bit linearity error	LE	Subgroups 1, 2, and 3 abbrev. codes test. Subgroups 7 and 8 all codes test. <u>5/ 9/</u>	01, 02, 03, 04	-0.5	0.5	LSB
Major carry error (differential linearity)	MCE	The difference between adjacent codes at all major transitions (i.e. 0111 1111 1111 to 1000 0000 0000). <u>5/ 8/</u>	01, 02, 03, 04	-1.0	+1.0	LSB
Output current settling time, zero to full-scale	t _{SLH}	All inputs switched simultaneously. Measure the time to settle to within ½ LSB of the final value. T _A = 25°C, See figures 3 and 4	01, 02	----	3.0	μs
			03	----	400	ns
			04	----	600	
Output current settling time, full-scale to zero	t _{SHL}	All inputs switched simultaneously. Measure the time to settle to within ½ LSB of the final value. T _A = 25°C, See figures 3 and 4	01, 02		3.0	μs
			03		400	ns
			04		600	

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued.

Characteristics	Symbol	Conditions -55°C ≤ T _A ≤ +125°C unless otherwise specified	Device type	Limits		Unit
				Min	Max	
Reference input resistance	R _i	V _{REF} = 10 V, T _A = 25°C, See figure 5	01, 03, 04	15	25	kΩ
Output noise voltage	N _O	V _{CC} = 15 V, BW = 10 Hz to 100 kHz, T _A = 25°C, See figure 6	01	----	60	μVrms
			02	----	100	
			03	----	80	
			04	----	60	

1/ V_{CC} = 5.0 V for device types 01 and 02 and 15 V for device type 03, V_{EE} = -15.0 V, V_{ref} = 10.000 V, Logic "0" = 0.8 V, Logic "1" = 2.0 V, see figure 2 and table III.

2/ The output compliance voltage range (see 6.5) may vary for each vendor. Devices with a definite output resistance will draw additional current that is equal to the output compliance voltage divided by the device output resistance.

3/ See paragraph 6.5 for symbols and definitions.

4/ V_{CC} not used for device 04.

5/ These parameters are to be tested in a power stable temperature condition (see MIL-STD-883 4.5.9.4). All other parameters will be tested using low duty cycle pulse testing (i.e., T_A = T_J = T_C (see MIL-STD-883, 4.5.9.1, 4.5.9.2, and 4.5.9.3)).

6/ The gain error of a 12 bit D/A converter in % corresponds to a zero scale to full-scale range error in LSB units. (i.e. ±0.2% X 4096 LSB/100% = 8.2 LSB)

7/ B_{POE} is the error in the -10 V output voltage when the device is operated in the bipolar mode with all bits off.

8/ This test is performed in the unipolar mode over a 0 to 10 V range. The unipolar scale factor is 4096 LSB/10 V = 410 LSB/V. The bipolar factor is 4096 LSB/20 V = 205 LSB/V.

9/ The manufacturer has the option of testing devices at all digital input codes or an abbreviated series of codes. The abbreviated test should have a sufficient number of codes with or without limit guard banding such that an all codes test will not fail a device which passed the abbreviated test.

4. VERIFICATION.

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as function as described herein.

4.2 Screening. Screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

NOTE: If accelerated high-temperature test conditions are used, the device manufacturer shall ensure that at least 85 percent of the applied voltage is dropped across the device at temperature. The device is not considered functional under accelerated test conditions.

- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Additional screening for space level product shall be as specified in MIL-PRF-38535.

4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535.

4.4 Technology Conformance inspection (TCI). Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

TABLE II. Electrical test requirements.

MIL-PRF-38535 test requirements	Subgroups (see table III)	
	Class S devices	Class B devices
Interim electrical parameters	1	1
Final electrical test parameters	1*, 2, 3, 4	1*, 2, 3, 4
Group A test requirements	1,2,3,4,5,6, 7,8,12	1,2,3,4,5,6,7,8,12
Group B electrical test parameters when using the method 5005 QCI option	1,2,3,4,5,6 and table IV delta limits	N/A
Group C end-point electrical parameters	1,2,3,4,5,6 and table IV delta limits	1,4, and table IV delta limits
Additional electrical subgroups for group C periodic inspections	N/A	----
Group D end-point electrical parameters	1,2,3,4,5,6	1,4

* PDA applies to subgroup 1.

Device type	01	02	03	04
Case outline	J			
Terminal number	Terminal symbol			
1	V _{CC} (+)	V _{CC} (+)	NC	NC
2	CMOS/TTL LOGIC THRESHOLD	CMOS/TTL LOGIC THRESHOLD	NC	NC
3	REF V (-)	REFERENCE SUPPLY IN	V _{CC} (+)	REF RET
4	AMPLIFIER SUMMING JUNCTION. NO EXTERNAL CONNECTION.	REFERENCE OUT (+2.5 V $\pm$ 3%)	10 V REF OUT	AMP SUMMING JUNCTION
5	REF V (+)	REF GND	REF RET.	REF IN
6	V _{EE} (-)	REFERENCE IN	REF IN	V _{EE} (-)
7	BIPOLAR OFFSET R IN	V _{EE} (-)	V _{EE} (-)	BIPOLAR OFFSET RES. IN
8	BIPOLAR OFFSET R OUT	BIPOLAR OFFSET IN	BIPOLAR OFFSET IN	NC
9	DAC OUT	DAC OUT	DAC OUT	DAC OUT
10	10 V SPAN R	10 V SPAN R	10 V SPAN R	10 V SPAN R
11	20 V SPAN R	20 V SPAN R	20 V SPAN R	20 V SPAN R
12	GND	GND	POWER GND	POWER GND
13	BIT 12 (LSB)	BIT 12 (LSB)	BIT 12 (LSB)	BIT 12 (LSB)
14	BIT 11	BIT 11	BIT 11	BIT 11
15	BIT 10	BIT 10	BIT 10	BIT 10
16	BIT 9	BIT 9	BIT 9	BIT 9
17	BIT 8	BIT 8	BIT 8	BIT 8
18	BIT 7	BIT 7	BIT 7	BIT 7
19	BIT 6	BIT 6	BIT 6	BIT 6
20	BIT 5	BIT 5	BIT 5	BIT 5
21	BIT 4	BIT 4	BIT 4	BIT 4
22	BIT 3	BIT 3	BIT 3	BIT 3
23	BIT 2	BIT 2	BIT 2	BIT 2
24	BIT 1 (MSB)	BIT 1 (MSB)	BIT 1 (MSB)	BIT 1 (MSB)

Figure 1. Terminal connections.

Device type 01





FIGURE 2. Static and dynamic tests circuit.

Device type 02

FIGURE 2. Static and dynamic tests circuit – Continued.

Device type 03




FIGURE 2. Test circuit for static tests - Continued.

Device type 04





FIGURE 2. Test circuit for static tests - Continued.

Device type 01




NOTES:

1. Unless otherwise defined, all capacitors are 47 μF tantalum paralleled with 0.1 μF ceramic.
2. Bandwidth of the oscilloscope shall be 50 MHz minimum; saturation of the preamp must be avoided. Use a voltage comparator preamp.
3. Adjust the course and fine offset controls to position the waveform final value on the oscilloscope center horizontal graticule.
4. While operating switch S-1, adjust the oscilloscope vertical gain for $\frac{1}{2}$ LSB per cm.
5. D1 = D2 = HP 5082 – 2835 or EQUIVALENT.

FIGURE 3. Test circuit for settling time.

Device type 02




NOTES:


1. Unless otherwise defined, all capacitors are 47 μF tantalum paralleled with 0.1 μF ceramic.
2. Bandwidth of the oscilloscope shall be 50 MHz minimum; saturation of the preamp must be avoided. Use a voltage comparator preamp.
3. Adjust the course and fine offset controls to position the waveform final value on the oscilloscope center horizontal graticule.
4. While operating switch S-1, adjust the oscilloscope vertical gain for $\frac{1}{2}$ LSB per cm.
5. D1 = D2 = HP 5082 – 2835 or EQUIVALENT.

FIGURE 3. Test circuit for settling time – Continued.

Device type 03




Device type 04

FIGURE 3. Test circuit for settling time – Continued.

NOTES:

1. Unless otherwise specified, all capacitors are 47 μ F ceramic.
2. The bandwidth of the oscilloscope main frame must be at least 500 MHz.
3. The plug-in, given a 400 mV to 0 input pulse, must recover to 0.5 mV on the 1 mV/cm gain range within 100 ns.
4. See figure 4 for details of the settling time amplifier. For proper readings, the input FET's (Q1, Q2) and the output FET's (Q4, Q5) must be balanced by the following procedure:
 - a. With the DUT removed from the socket, measure the gate voltage of Q1 with a DVM while adjusting the 2 k Ω trim potentiometer for a reading of 0 V.
 - b. Connect the (+) and (-) output jacks to a differential comparator scope preamp. Next, zero the scope display with the scope switch on "GND". Short the Schottky diodes out and adjust the 5 k Ω potentiometer so that the differential output display is in the ground reference position, with the scope switch on "DC".
5. Calibrate the scope display by installing a DUT and applying a 4 V, 100 kHz square wave to the logic inputs. With the plug-in controls set to 200 mV/cm and 20 μ s/cm, set the variable supply to 12.5 V and adjust the 10 k Ω pot until the amplifier output has its maximum amplitude. It should be a square wave approximately ± 200 mV symmetrical about zero volts.




Measurement procedure:

1. Set the variable supply to 15 V and adjust the 10 k Ω pot such that the bottom of the square wave is at zero volts. Note that at 0 V the Schottky diodes are not clamping.

FIGURE 3. Test circuit for settling time – Continued.

5. (Cont):



Increase the vertical plug-in gain to 1 mV/cm and the horizontal gain to 1 $\mu\text{s}/\text{cm}$. Toggle S1 to ground and observe the shift in the amplifier output. This is the value of 1 LSB and should be approximately 2.4 mV. With S1 in position 2, observe the amplifier output level at 10 μs . It should be completely settled and unchanged from the 1 μs value. Any significant magnitude variations must be resolved before proceeding to measure DUT settling time. (If a significant change between 1 and 10 μs is noticed, it is probably due to a thermal unbalance in the amplifier fixture rather than a problem with the DUT. To check this, perform a t_{SHL} measurement between 1 and 10 μs . If the change is similar but of opposite polarity, it can be attributed to the fixture and ignored.)





FIGURE 3. Test circuit for settling time – Continued.

6. Measure the settling time by changing the horizontal plug-in to 100 ns/cm and observing when the amplifier output gets within $\frac{1}{2}$ LSB of the 1.0 μ s final value.



7. Obtain t_{SHL} by adjusting the variable supply to 7.5 V and the 10 k Ω pot to zero the top of the amplifier output square wave and repeating the measurement, with the exception that S1 should be toggled to the 0 position to observe the value of a LSB.





FIGURE 3. Test circuit for settling time – Continued.

Device types 03 and 04

NOTES:

1. Q1 thru Q5 are 5D211 MOS FETS or equivalent.
2. D1 and D2 1N5713 Schottky or equivalent.
3. Use copper clad board for power distribution.
4. Heatsink Q3, Q4, and Q5 to copper clad board. Attach a common to Q1 and Q2 electrically isolated from the PC board.

FIGURE 3. Test circuit for setting time. (amplifier)

Device type 01, 02, 03, and 04





FIGURE 4. Test circuit waveforms for settling time.

Device type 01, 02, 03, and 04


NOTES:

1. All capacitors are 47 μ F tantalum paralleled with 0.1 μ F ceramic.
2. With 10.0 volts applied to DUT pin 5, measure the input current (I_{IN}).
3. The input resistance is $R_i = (-10 \text{ V})/(I_{IN} \text{ mA}) \text{ k}\Omega$
4. The following unique pin assignments apply:

Signal	Device type			
	01	02	03	04
Ref I_4	5	6	6	5
Ref GND	3	5	5	3
V _{CC}	1	1	NC	NC
V _{EE}	6	7	7	6

FIGURE 5. Reference input impedance test circuit.

Device types 01 and 04



Notes:


1. Unless otherwise stated, all capacitors are 47μF tantalum paralleled with 0.1 μF ceramic.
2. The volts rms meter bandwidth shall be greater than 100 kHz.
3. A₁, A₂, and A₃ shall have a gain bandwidth product greater than 10 MHz and an input noise density less than 10 nV/√Hz .
4. The noise voltage at DUT pins shall be less than 20 μVrms. (N_O for V_{ref})
5. With S-1 in position 2, the measured rms noise voltage shall be less than 10 mVrms. (N_O for all bits off).
6. With S-1 in position 1, the measured rms noise voltage shall be

$$N_O \text{ for DUT} = \sqrt{((N_O)^2 \text{ for all bits on} - (N_O)^2 \text{ for all bits off} - (N_O)^2 \text{ for } V_{\text{ref}})/100}$$

7. There is no +5 V connection required for device type 04.

FIGURE 6. Output noise test circuit.

Device types 02 and 03



Notes:

1. Unless otherwise stated, all capacitors are 47μF tantalum paralleled with 0.1 μF ceramic.
2. The volts rms meter bandwidth shall be greater than 100 kHz.
3. A₁, A₂, and A₃ shall have a gain bandwidth product greater than 1 MHz and an input noise density less than 10 nV/√Hz.
4. With S-1 in position 2, the measured rms noise voltage shall be less than 1.0 mVrms. (N_O for all bits off).
5. With S-1 in position 1, the measured rms noise voltage shall be

$$N_O \text{ for DUT} = \sqrt{((N_O)^2 \text{ for all bits on} - (N_O)^2 \text{ for all bits off} - (N_O)^2 \text{ for } V_{ref})/100}$$

6. V_{CC} is +5 V for device 02 and +15 V for device 03. Pins 1 and 2 are not connected for device 03..

FIGURE 6. Output noise test circuit – Continued.

25

See footnotes at end of table.

TABLE III. Group A inspection for device types 01 and 02 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u> /				Energized relays	Measured pin			Figure	Equation	Device Types	Limits		Unit
			4	6	7 thru 18	24 thru 35		No.	Value	Unit				Min	Max	
1 $T_A = 25^\circ\text{C}$	+P _{SS1}	29	5 V 4.5 V 4.75 V 5.5 V 5.25 V $\frac{2}{1}$	-15 V " " " "	1111 1111 1111 1111 1111 1111	0000 0000 0000 0000 0000 0000	K ₁ , K ₂	21 "	V ₂ V ₃	V "	2 "	+P _{SS1} = $ (V_3 - V_2)/G_1 \times 41$ for -ΔV _{CC} (outputs on) +P _{SS1} = $ (V_4 - V_2)/G_1 \times 41$ for +ΔV _{CC} (outputs on)	01 02	-0.04 -0.15	0.04 0.15	LSB/%PS "
		30	5 V 4.5 V 4.75 V 5.5 V 5.25 V $\frac{2}{1}$	" " " " "	1111 1111 1111	0000 0000 0000	"	"	V ₄	"	"	3/ +P _{SS1} = $ (V_6 - V_5)/G_1 \times 41$ for -ΔV _{CC} (outputs off) +P _{SS1} = $ (V_7 - V_5)/G_1 \times 41$ for +ΔV _{CC} (outputs off)	01 02	-0.04 -0.15	0.04 0.15	" "
		31	15 V 13.5 V 14.25 V 16.5 V 15.75 V $\frac{2}{1}$	" " " " "	1111 1111 1111 1111 1111 1111	0000 0000 0000 0000 0000 0000	K ₁ , K ₂ , K ₆	"	V ₈ V ₉	"	"	+P _{SS2} = $ (V_9 - V_8)/G_1 \times 41$ for -ΔV _{CC} (outputs on) +P _{SS2} = $ (V_{10} - V_8)/G_1 \times 41$ for +ΔV _{CC} (outputs on)	01 02	-0.04 -0.15	0.04 0.15	" "
		34	15 V 13.5 V 14.25 V 16.5 V 15.75 V $\frac{2}{1}$	" " " " "	1111 1111 1111	0000 0000 0000	"	"	V ₁₀	"	"	+P _{SS2} = $ (V_{12} - V_{11})/G_1 \times 41$ for -ΔV _{CC} (outputs off) +P _{SS2} = $ (V_{13} - V_{11})/G_1 \times 41$ for +ΔV _{CC} (outputs off)	01 02	-0.04 -0.15	0.04 0.15	" "
	+P	35	15 V 13.5 V 14.25 V 16.5 V 15.75 V $\frac{2}{1}$	" " " " "	0000 0000 0000 0000 0000 0000	1111 1111 1111 1111 1111 1111	"	"	V ₁₁ V ₁₂	"	"					" "
		36	15 V 13.5 V 14.25 V 16.5 V 15.75 V $\frac{2}{1}$	" " " " "	0000 0000 0000	1111 1111 1111	"	"	V ₁₃	"	"					" "
	-P	37	5 V " " " " $\frac{2}{1}$	-15 V -13.5 V -14.25 V -16.5 V -15.75 V $\frac{2}{1}$	1111 1111 1111 1111 1111 1111	0000 0000 0000 0000 0000 0000	K ₁ , K ₂	"	V ₁₄ V ₁₅	"	"	-P _{SS} = $ (V_{15} - V_{14})/G_1 \times 41$ for -ΔV _{CC} (outputs on) -P _{SS} = $ (V_{16} - V_{14})/G_1 \times 41$ for +ΔV _{CC} (outputs on)	01 02	-0.07 -0.25	0.07 0.25	" "
		38	5 V " " " " $\frac{2}{1}$	-15 V -13.5 V -14.25 V -16.5 V -15.75 V $\frac{2}{1}$	1111 1111 1111	0000 0000 0000	"	"	V ₁₆	"	"					" "
		39	5 V " " " " $\frac{2}{1}$	-15 V -13.5 V -14.25 V -16.5 V -15.75 V $\frac{2}{1}$	0000 0000 0000 0000 0000 0000	1111 1111 1111 1111 1111 1111	"	"	V ₁₇ V ₁₈	"	"	-P _{SS} = $ (V_{18} - V_{17})/G_1 \times 41$ for -ΔV _{CC} (outputs off) -P _{SS} = $ (V_{19} - V_{17})/G_1 \times 41$ for +ΔV _{CC} (outputs off)	01 02	-0.07 -0.25	0.07 0.25	" "
		40	5 V " " " " $\frac{2}{1}$	-15 V -13.5 V -14.25 V -16.5 V -15.75 V $\frac{2}{1}$	0000 0000 0000	1111 1111 1111	"	"	V ₁₉	"	"					" "
2 $T_A = 125^\circ\text{C}$	V _{REF}	41	15 V	-15 V			K ₄ , K ₆	36	V ₂₀	V	"	V _{REF} = V ₂₀	02	2.45	2.55	V
	I _{ZS1}	42	5 V	"	0000 0000 0000	1111 1111 1111	K ₆	23	I ₂₈	μA	"	I _{ZS} = (I ₂₈) / (I ₂₇ - I ₂₈)	01,02	-3	3	LSB
	I _{ZS2}	43	15 V	"	0000 0000 0000	1111 1111 1111	"	23	I ₂₉	μA	"	I _{ZS} = (I ₂₉) / (I ₂₇ - I ₂₉)	01,02	-3	3	LSB
	AE ₁	44	5 V " "	" " "	0000 0000 0000 0000 0000 0000 1111 1111 1111	1111 1111 1111 1111 1111 0001 0000 0000 0000	K ₁ , K ₂	21 " "	V ₂₁ V ₂₂ V ₂₃	V " "	"	G _{IH} = (V ₂₂ - V ₂₁) / 10 / (4096) (14) A _{E1} = (V ₂₃ - V ₂₄) / G _{IH} × 10	01 02	-0.25 -0.46	0.25 0.46	%
	POE	45	15 V " "	" " "	0000 0000 0000 0000 0000 0000 1111 1111 1111	1111 1111 1111 1111 1111 0001 1111 1111 1111	K ₂ , K ₇	" " "	V ₂₄ V ₂₅ V ₂₆	" " "	"	G _{2H} = (V ₂₅ - V ₂₄) / 20 / (4096) (14) B _{POE} = 205 × (V ₂₆ / G _{2H})	01 02	-10.0 -18.5	10.0 18.5	LSB
	ZE	46	"	"	1000 0000 0000	0111 1111 1111	K ₂ , K ₃	"	V ₂₇	"	"	B _{ZE} = 205 × (V ₂₇ / G _{2H})	01 02	-8.5 -10.5	8.5 10.5	LSB

^B See footnotes at end of table.

TABLE III. Group A inspection for device types 01 and 02 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u>				Energized relays	Measured pin			Figure	Equation	Device Types	Limits		Unit
			4	6	7 thru 18	24 thru 35		No.	Value	Unit				Min	Max	
2 $T_A = 125^\circ\text{C}$	MCE	72	5 V	-15 V	0111 1111 1111 1000 0000 0000	1000 0000 0000 0111 1111 1111	K_1, K_2	21	V_{55}	V	2	For each set of major carry codes N and N + 1, calculate the associated error in LSB's as follows: $MCE = 410((V_m(N) - V_m(N-1))/G_{1H} - 10/4096)$ Where V_m = measured value V_{55} through V_{78} "N = N + 1" are the decimal equivalents of the code words in column "7 thru 18" Example: For the first set $N = 1000\ 0000\ 0000 = 2^{11} = 2048$ $N - 1 = 0111\ 1111\ 1111 = 2^{11} - 1 = 2047$ N and $V_m(N) = V_{56}$ $V_m(N-1) = V_{55}$	01, 02	-1.0	1.0	LSB
			"	"	0011 1111 1111 1100 0000 0000	1100 0000 0000 1011 1111 1111		"	V_{56}	"	"		"	"	"	"
		73	"	"	0100 0000 0000 0001 1111 1111	1011 1111 1111 1110 0000 0000		"	V_{57}	"	"		"	"	"	"
			"	"	0010 0000 0000 1101 1111 1111	1111 0000 0000 1110 1111 1111		"	V_{58}	"	"		"	"	"	"
		74	"	"	0000 1111 1111 0001 0000 0000	1101 1111 1111 1110 0000 0000		"	V_{59}	"	"		"	"	"	"
			"	"	0000 1111 1111 0001 0000 0000	1111 0000 0000 1110 1111 1111		"	V_{60}	"	"		"	"	"	"
		75	"	"	0000 1111 1111 0001 0000 0000	1111 0000 0000 1110 1111 1111		"	V_{61}	"	"		"	"	"	"
			"	"	0000 1111 1111 0001 0000 0000	1111 0000 0000 1110 1111 1111		"	V_{62}	"	"		"	"	"	"
		76	"	"	0000 0111 1111 0000 1000 0000	1111 1000 0000 1111 0111 1111		"	V_{63}	"	"		"	"	"	"
			"	"	0000 0111 1111 0000 1000 0000	1111 1000 0000 1111 0111 1111		"	V_{64}	"	"		"	"	"	"
		77	"	"	0000 0111 1111 0000 0100 0000	1111 1100 0000 1111 1011 1111		"	V_{65}	"	"		"	"	"	"
			"	"	0000 0111 1111 0000 0100 0000	1111 1100 0000 1111 1011 1111		"	V_{66}	"	"		"	"	"	"
		78	"	"	0000 0001 1111 0000 0010 0000	1111 1110 0000 1111 1101 1111		"	V_{67}	"	"		"	"	"	"
			"	"	0000 0001 1111 0000 0010 0000	1111 1110 0000 1111 1101 1111		"	V_{68}	"	"		"	"	"	"
		79	"	"	0000 0000 1111 0000 0001 0000	1111 1111 0000 1111 1110 1111		"	V_{69}	"	"		"	"	"	"
			"	"	0000 0000 1111 0000 0001 0000	1111 1111 0000 1111 1110 1111		"	V_{70}	"	"		"	"	"	"
3 $T_A = -55^\circ\text{C}$	I A B	V_{REF}	84	15 V	"		K_4, K_6	36	V_{79}	"	"	$V_{REF} = V_{79}$	02	2.45	2.55	V
		ZS1	85	5 V	"	0000 0000 0000 1111 1111 1111	K_6		I_{30}	μA	"	$I_{ZS} = (I_{30} (4095)/(I_{27}-I_{30}))$	01, 02	-3	3	LSB
		ZS2	86	15 V	"	0000 0000 0000 1111 1111 1111	K_6	23	I_{31}	μA	"	$I_{ZS} = (I_{31} (4095)/(I_{27}-I_{31}))$	01, 02	-3	3	LSB
		E1	87	5 V	"	0000 0000 0000 1111 1111 0001 1111 1111 1111	K_1, K_2	23	V_{80}	V	"	$G_{IL} = (V_{81} - V_{80})/(10/4096)(14)$ $A_{E1} = ((V_{82} - V_{80})/G_{1L}) \times 10$	01 02	-0.24 -0.4	0.24 0.4	%
			"	"	"	0000 0000 0000 1111 1111 0001 1111 1111 1111	K_1, K_2	21	V_{81}	"	"					
			"	"	"	0000 0000 0000 1111 1111 0001 1111 1111 1111	K_1, K_2	21	V_{82}	"	"					
		POE	88	15 V	"	0000 0000 0000 1111 1111 0001 1111 1111 1111	K_2, K_7	"	V_{83}	"	"	$G_{2L} = (V_{84} - V_{83})/(20/4096)(14)$ $B_{POE} = 205((V_{85}/G_{2L})) \times 10$	01 02	-9.6 -16.1	9.6 16.1	LSB
			"	"	"	0000 0000 0000 1111 1111 0001 1111 1111 1111	K_2, K_7	"	V_{84}	"	"					
			"	"	"	0000 0000 0000 1111 1111 0001 1111 1111 1111	K_2, K_3	"	V_{85}	"	"					
		ZE	89	"	"	1000 0000 0000 0111 1111 1111	K_2, K_3	"	V_{86}	"	"	$B_{ZE} = 205(V_{86}/G_{2L})$	01 02	-8.1 -9.7	8.1 9.7	LSB

See footnotes at end of table.

TABLE III. Group A inspection for device types 01 and 02 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u> /				Energized relays	Measured pin			Figure	Equation	Device Types	Limits		Unit	
			4	6	7 thru 18	24 thru 35		No.	Value	Unit				Min	Max		
3 T _A = -55°C	LE ₁	90	5 V	-15 V	1111 1111 1111	0000 0000 0000	K ₁ , K ₂	21	V ₈₇	V	2	For each input code N, calculate the corresponding linearity error in LSB. LE = 410/G _{1L} (V _A - ((V ₈₇ - V ₈₈)/4095) N - V ₈₈) Where V _A = measured value from V ₈₉ through V ₁₁₁ N = bit number (decimal) V ₈₉ ≤ V _A ≤ V ₁₁₁	01, 02	-0.5	0.5	LSB	
		91	"	"	0000 0000 0001	1111 1111 1110		"	"	V ₈₈	"			"	"		"
		92	"	"	0000 0000 0010	1111 1111 1101		"	"	V ₈₉	"			"	"		"
		93	"	"	0000 0000 0100	1111 1111 1011		"	"	V ₉₀	"			"	"		"
		94	"	"	0000 0000 1000	1111 1111 0111		"	"	V ₉₁	"			"	"		"
		95	"	"	0000 0001 0000	1111 1110 1111		"	"	V ₉₂	"			"	"		"
		96	"	"	0000 0010 0000	1111 1101 1111		"	"	V ₉₃	"			"	"		"
		97	"	"	0000 0100 0000	1111 1011 1111		"	"	V ₉₄	"			"	"		"
					0000 1000 0000	1111 0111 1111		"	"	V ₉₅	"			"	"		"
										V ₉₆	"			"	"		"
A. Record, (0000 BBBB BBBB), the sum of the code-words from tests 90 – 97 with positive linearity errors. B. Record, (0000 CCCC CCCC), the sum of the code-words from tests 90 – 97 with negative linearity errors.																	
LE	LE ₉	98	5 V	-15 V	0001 0000 0000	1110 1111 1111	K ₁ , K ₂	21	V ₉₇	V	2	 S = ((V ₈₇ - V ₈₈)/4095) 	01, 02	-0.5	0.5	LSB	
		99	"	"	0010 0000 0000	1101 1111 1111		"	"	V ₉₈	"			"	"		"
		100	"	"	0011 0000 0000	1100 1111 1111		"	"	V ₉₉	"			"	"		"
		101	"	"	0100 0000 0000	1011 1111 1111		"	"	V ₁₀₀	"			"	"		"
		102	"	"	0101 0000 0000	1010 1111 1111		"	"	V ₁₀₁	"			"	"		"
		103	"	"	0110 0000 0000	1001 1111 1111		"	"	V ₁₀₂	"			"	"		"
		104	"	"	0111 0000 0000	1000 1111 1111		"	"	V ₁₀₃	"			"	"		"
		105	"	"	1000 0000 0000	0111 1111 1111		"	"	V ₁₀₄	"			"	"		"
		106	"	"	1001 0000 0000	0110 1111 1111		"	"	V ₁₀₅	"			"	"		"
		107	"	"	1010 0000 0000	0101 1111 1111		"	"	V ₁₀₆	"			"	"		"
	LE ₂₃	108	"	"	1011 0000 0000	0100 1111 1111	"	"	V ₁₀₇	"	"	"	"				
		109	"	"	1100 0000 0000	0011 1111 1111	"	"	V ₁₀₈	"	"	"	"				
		110	"	"	1101 0000 0000	0010 1111 1111	"	"	V ₁₀₉	"	"	"	"				
		111	"	"	1110 0000 0000	0001 1111 1111	"	"	V ₁₁₀	"	"	"	"				
		112	"	"	1111 0000 0000	0000 1111 1111	"	"	V ₁₁₁	"	"	"	"				
		A. Record the DUT code-word, (XXXX 0000 0000), with the most positive error. B. Record the DUT code-word, (YYYY 0000 0000), with the most negative error.															
		Determine the sum of the recorded code-words obtained from tests 90 – 97 and from tests 98 – 112 for positive errors. Measure and calculate linearity error for the new DUT code-word (XXXX BBBB BBBB). (See Table I, note 9/).															
		LE ₂₄	113	5 V	-15 V	XXXX BBBB BBBB XXXX BBBB BBBB 1111	K ₁ , K ₂	21	V ₁₁₂	V	2	LE ₂₄ = 410/G _{1L} (V ₁₁₂ - ((on-bits) xS) - V ₈₇)	01, 02	-0.5	0.5	LSB	
		Determine the sum of the recorded code-words obtained from tests 90 – 97 and from tests 98 – 112 for negative errors. Measure and calculate linearity error for the new DUT code-word (YYYY CCCC CCCC). (See Table I, note 9/).															
		LE ₂₅	114	5 V	-15 V	YYYY CCCC CCCC YYYY CCCC CCCC 1111	K ₁ , K ₂	21	V ₁₁₃	V	2	LE ₂₅ = 410/G _{1L} (V ₁₁₃ - ((on-bits) xS) - V ₈₇)	01, 02	-0.5	0.5	LSB	

See footnotes at end of table.

TABLE III. Group A inspection for device types 01 and 02 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers $\underline{1}$				Energized relays	Measured pin			Figure	Equation	Device Types	Limits		Unit
			4	6	7 thru 18	24 thru 35		No.	Value	Unit				Min	Max	
3 $T_A = -55^\circ\text{C}$	MC1	115	5 V	-15 V	0111 1111 1111 1000 0000 0000	1000 0000 0000 0111 1111 1111	K_1, K_2	21	V_{114} V_{115}	V	2	For each set of major carry codes N and N + 1, calculate the associated error in LSB's as follows: $MCE = 410((V_m(N) - V_m(N-1))/G_{1L} - 10/4096)$ V_m = measured value V_{114} through V_{137} N and $N - 1$ are the decimal equivalents of the code words in column 7 - 18 Example: $N = 1000\ 0000\ 0000 = 2^{12} = 2048$ $N - 1 = 0111\ 1111\ 1111 = 2^{12} - 1 = 2047$ N and $V_m(N) = V_{115}$ $V_m(N-1) = V_{114}$	01, 02	-1.0	1.0	LSB
	MC2	116	"	"	0011 1111 1111 0100 0000 0000	1100 0000 0000 1011 1111 1111	"	"	V_{116} V_{117}	"	"		"	"	"	"
	MC3	117	"	"	0001 1111 1111 0010 0000 0000	1110 0000 0000 1101 1111 1111	"	"	V_{118} V_{119}	"	"		"	"	"	"
	MC4	118	"	"	0000 1111 1111 0001 0000 0000	1111 0000 0000 1110 1111 1111	"	"	V_{120} V_{121}	"	"		"	"	"	"
	MC5	119	"	"	0000 0111 1111 0000 1000 0000	1111 1000 0000 1111 0111 1111	"	"	V_{122} V_{123}	"	"		"	"	"	"
	MC6	120	"	"	0000 0011 1111 0000 0100 0000	1111 1100 0000 1111 1011 1111	"	"	V_{124} V_{125}	"	"		"	"	"	"
	MC7	121	"	"	0000 0001 1111 0000 0010 0000	1111 1110 0000 1111 1101 1111	"	"	V_{126} V_{127}	"	"		"	"	"	"
	MC8	122	"	"	0000 0000 1111 0000 0001 0000	1111 1111 0000 1111 1110 1111	"	"	V_{128} V_{129}	"	"		"	"	"	"
	MC9	123	"	"	0000 0000 0111 0000 0000 1000	1111 1111 1000 1111 1111 0111	"	"	V_{130} V_{131}	"	"		"	"	"	"
	MC10	124	"	"	0000 0000 0011 0000 0000 0100	1111 1111 1100 1111 1111 1011	"	"	V_{132} V_{133}	"	"		"	"	"	"
	MC11	125	"	"	0000 0000 0001 0000 0000 0010	1111 1111 1110 1111 1111 1101	"	"	V_{134} V_{135}	"	"		"	"	"	"
	MC12	126	"	"	0000 0000 0000 0000 0000 0001	1111 1111 1111 1111 1111 1110	"	"	V_{136} V_{137}	"	"		"	"	"	"
4 $T_A = 25^\circ\text{C}$	B _{PAE}	127	"	"	0000 0000 0000 0000 0000 0000 0000 0000 0000 1111 1111 1111	1111 1111 1111 1111 1111 0001 1111 1111 1111 0000 0000 0000	K_2, K_7 K_2, K_7 K_2, K_3 K_2, K_3	"	V_{138} V_{139} V_{140} V_{141}	"	"	$G_2 = (V_{139} - V_{138})/(20/4096)(15)$ $B_{PAE} = 5(V_{141} - V_{140})/G_2$	01 02	-0.20 -0.16	0.20 0.16	%
	POE	128	"	"	0000 0000 0000	1111 1111 1111	"	"	V_{142}	"	"	$B_{POE} = 205 \times V_{142}/G_2$	01 02	-8 -6.5	8 6.5	LSB
	ZE	129	"	"	1000 0000 0000	0111 1111 1111	"	"	V_{143}	"	"	$B_{ZE} = 205 \times V_{143}/G_2$	01, 02	-6.5	6.5	"
	ZS1	130	"	"	0000 0000 0000	1111 1111 1111	K_6	"	I_{32}	μA	"	$I_{ZS} = (I_{32}) (4095)/(I_{27} - I_{32})$	01, 02	-2	2	"
	ZS2	131	15 V	"	0000 0000 0000	1111 1111 1111	"	23	I_{33}	μA	"	$I_{ZS} = (I_{33}) (4095)/(I_{27} - I_{33})$	01, 02	-2	2	"
	E1	132	5 V	"	0000 0000 0000 0000 0000 0000 1111 1111 1111	1111 1111 1111 1111 1111 0001 0000 0000 0000	K_1, K_6 " 23	21	V_{144} V_{145} V_{146}	V	"	$G_1 = (V_{145} - V_{144})/(10/4096)(14)$ $A_{E1} = 10 (V_{146} - V_{144})/G_1$	01 02	-0.20 -0.16	0.20 0.16	%
	A _{E2}	133	15 V	"	0000 0000 0000 1111 1111 1111 0000 0000 0000	1111 1111 1111 0000 0000 0000 0000 0000 0000	K_1, K_2, K_6 "	"	V_{147} V_{148}	"	"	$A_{E2} = 10 (V_{148} - V_{147})/G_1$	01 02	-0.20 -0.16	0.20 0.16	"

See footnotes at end of table.

TABLE III. Group A inspection for device types 01 and 02 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1/</u>				Energized relays	Measured pin			Figure	Equation	Device Types	Limits		Unit
			4	6	7 thru 18	24 thru 35		No.	Value	Unit				Min	Max	
4 $T_A = 25^\circ\text{C}$	MCE	159	5 V	-15 V	0111 1111 1111 1000 0000 0000	1000 0000 0000 0111 1111 1111	K_1, K_2	21	V_{176} V_{177}	V	2	For each set of major carry codes N and N + 1, calculate the associated error in LSB's as follows: MCE = $410((V_m(N) - V_m(N-1))/G_1 - 10/4096)$ Where V_m = measured value V_{176} through V_{199} "N = N + 1" are the decimal equivalents of the code words in column "7 thru 18" Example: For the first set N = 1000 0000 0000 = $2^{11} = 2048$ N - 1 = 0111 1111 1111 = $2^{11} - 1 = 2047$ and $V_m(N) = V_{177}$ $V_m(N-1) = V_{176}$	01, 02	-1.0	1.0	LSB
		160	"	"	0011 1111 1111 0100 0000 0000	1100 0000 0000 1011 1111 1111	"	"	V_{178} V_{179}	"	"					
		161	"	"	0001 1111 1111 0010 0000 0000	1110 0000 0000 1101 1111 1111	"	"	V_{180} V_{181}	"	"					
		162	"	"	0000 1111 1111 0001 0000 0000	1111 0000 0000 1110 1111 1111	"	"	V_{182} V_{183}	"	"					
		163	"	"	0000 0111 1111 0000 1000 0000	1111 1000 0000 1111 0111 1111	"	"	V_{184} V_{185}	"	"					
		164	"	"	0000 0011 1111 0000 0100 0000	1111 1100 0000 1111 1011 1111	"	"	V_{186} V_{187}	"	"					
		165	"	"	0000 0001 1111 0000 0010 0000	1111 1110 0000 1111 1101 1111	"	"	V_{188} V_{189}	"	"					
		166	"	"	0000 0000 1111 0000 0001 0000	1111 1111 0000 1111 1110 1111	"	"	V_{190} V_{191}	"	"					
		167	"	"	0000 0000 0111 0000 0000 1000	1111 1111 1000 1111 1111 0111	"	"	V_{192} V_{193}	"	"					
		168	"	"	0000 0000 0011 0000 0000 0100	1111 1111 1100 1111 1111 1011	"	"	V_{194} V_{195}	"	"					
		169	"	"	0000 0000 0001 0000 0000 0010	1111 1111 1110 1111 1111 1101	"	"	V_{196} V_{197}	"	"					
		170	"	"	0000 0000 0000 0000 0000 0001	1111 1111 1111 1111 1111 1110	"	"	V_{198} V_{199}	"	"					
5 $T_A = 125^\circ\text{C}$	I _{CC}	171	15 V	-15 V	1111 1111 1111	1111 1111 1111	K_2, K_3 K_4, K_6	4	I_{34}	mA	2	$I_{CC} = I_{34}$	01 02	3 3	18 20	mA "
		EE	172	"	0000 0000 0000	1111 1111 1111	K_2, K_3 K_4, K_6	6	I_{35}	mA	"	$I_{EE} = I_{35}$	01, 02	-25	-5	"
		REF	173	"	"	"	K_4, K_6	36	V_{200}	V	"	$V_{REF} = V_{200}$	02	2.45	2.55	V
	I _V	I _{H1}	174	"	1111 1111 1111	1111 1111 1111	K_6	7	I_{36}	μA	"	$I_{H1} = I_{36}$	01, 02	-1	100	μA
		I _{H2}	175	"	"	"	"	8	I_{37}	"	"	$I_{H2} = I_{37}$				
		I _{H3}	176	"	"	"	"	9	I_{38}	"	"	$I_{H3} = I_{38}$				
		I _{H4}	177	"	"	"	"	10	I_{39}	"	"	$I_{H4} = I_{39}$				
		I _{H5}	178	"	"	"	"	11	I_{40}	"	"	$I_{H5} = I_{40}$				
		I _{H6}	179	"	"	"	"	12	I_{41}	"	"	$I_{H6} = I_{41}$				
		I _{H7}	180	"	"	"	"	13	I_{42}	"	"	$I_{H7} = I_{42}$				
		I _{H8}	181	"	"	"	"	14	I_{43}	"	"	$I_{H8} = I_{43}$				
		I _{H9}	182	"	"	"	"	15	I_{44}	"	"	$I_{H9} = I_{44}$				
		I _{H10}	183	"	"	"	"	16	I_{45}	"	"	$I_{H10} = I_{45}$				
		I _{H11}	184	"	"	"	"	17	I_{46}	"	"	$I_{H11} = I_{46}$				
		I _{H12}	185	"	"	"	"	18	I_{47}	"	"	$I_{H12} = I_{47}$				

See footnotes at end of table.

TABLE III. Group A inspection for device types 01 and 02 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u> /				Energized relays	Measured pin			Figure	Equation	Device Types	Limits		Unit
			4	6	7 thru 18	24 thru 35		No.	Value	Unit				Min	Max	
5 $T_A = 125^\circ\text{C}$	I_{IL1}	186	15 V	-15 V	0000 0000 0000	1111 1111 1111	K6		I_{48}	μA	2	$I_{IL1} = I_{48}$	01, 02	-200		μA
	I_{IL2}		"	"	"	"	"	8	I_{49}		"	$I_{IL2} = I_{49}$		"	"	"
	I_{IL3}		"	"	"	"	"	9	I_{50}		"	$I_{IL3} = I_{50}$		"	"	"
	I_{IL4}		"	"	"	"	"	10	I_{51}		"	$I_{IL4} = I_{51}$		"	"	"
	I_{IL5}		"	"	"	"	"	11	I_{52}		"	$I_{IL5} = I_{52}$		"	"	"
	I_{IL6}		"	"	"	"	"	12	I_{53}		"	$I_{IL6} = I_{53}$		"	"	"
	I_{IL7}		"	"	"	"	"	13	I_{54}		"	$I_{IL7} = I_{54}$		"	"	"
	I_{IL8}		"	"	"	"	"	14	I_{55}		"	$I_{IL8} = I_{55}$		"	"	"
	I_{IL9}		"	"	"	"	"	15	I_{56}		"	$I_{IL9} = I_{56}$		"	"	"
	I_{IL10}		"	"	"	"	"	16	I_{57}		"	$I_{IL10} = I_{57}$		"	"	"
	I_{IL11}		"	"	"	"	"	17	I_{58}		"	$I_{IL11} = I_{58}$		"	"	"
	I_{IL12}		"	"	"	"	"	18	I_{59}		"	$I_{IL12} = I_{59}$		"	"	"
	I_{FS}	198	5 V	"	1111 1111 1111	1111 1111 0001	"	23	I_{60}	mA	"	$I_{FS} = I_{60}$		-2.7	-1.6	mA
	$+P_{SS1}$	199	5 V	"	1111 1111 1111	0000 0000 0000	K_1, K_2	21	V_{201}	V	"	$+P_{SS1} = \frac{ (V_{202} - V_{201})/G_{1H} }{1} \times 41$ for $-\Delta V_{CC}$ (outputs on)	01 02	-0.07	0.07	LSB/%PS
		200	4.5 V 4.75 V 5.5 V 5.25 V 2/	"	1111 1111 1111	0000 0000 0000	"	"	V_{202}	"	"	$+P_{SS1} = \frac{ (V_{203} - V_{201})/G_{1H} }{1} \times 41$ for $+\Delta V_{CC}$ (outputs on)		-0.25	0.25	"
		201	5 V 4.5 V 4.75 V 5.5 V 5.25 V 2/	"	0000 0000 0000	1111 1111 1111	"	"	V_{203}	"	"	$+P_{SS1} = \frac{ (V_{205} - V_{204})/G_{1H} }{1} \times 41$ for $-\Delta V_{CC}$ (outputs off)	01 02	-0.07	0.07	"
		202	13.5 V 14.25 V 16.5 V 15.75 V 2/	"	0000 0000 0000	1111 1111 1111	"	"	V_{204}	"	"	$+P_{SS1} = \frac{ (V_{206} - V_{204})/G_{1H} }{1} \times 41$ for $+\Delta V_{CC}$ (outputs off)		-0.25	0.25	"
		203	15 V 13.5 V 14.25 V 16.5 V 15.75 V 2/	"	1111 1111 1111	0000 0000 0000	K_1, K_2, K_6	"	V_{205}	"	"	$+P_{SS1} = \frac{ (V_{208} - V_{207})/G_{1H} }{1} \times 41$ for $-\Delta V_{CC}$ (outputs on)	01 02	-0.07	0.07	"
	$+P_{SS2}$	204	15 V 13.5 V 14.25 V 16.5 V 15.75 V 2/	"	1111 1111 1111	0000 0000 0000	"	"	V_{206}	"	"	$+P_{SS2} = \frac{ (V_{209} - V_{207})/G_{1H} }{1} \times 41$ for $+\Delta V_{CC}$ (outputs on)		-0.25	0.25	"
		205	15 V 13.5 V 14.25 V 16.5 V 15.75 V 2/	"	0000 0000 0000	1111 1111 1111	"	"	V_{207}	"	"	$+P_{SS2} = \frac{ (V_{211} - V_{210})/G_{1H} }{1} \times 41$ for $-\Delta V_{CC}$ (outputs off)	01 02	-0.07	0.07	"
		206	13.5 V 14.25 V 16.5 V 15.75 V 2/	"	0000 0000 0000	1111 1111 1111	"	"	V_{208}	"	"	$+P_{SS2} = \frac{ (V_{212} - V_{210})/G_{1H} }{1} \times 41$ for $+\Delta V_{CC}$ (outputs off)		-0.25	0.25	"
		207	5 V -15 V -13.5 V -14.25 V -16.5 V -15.75 V 2/	"	1111 1111 1111	0000 0000 0000	K_1, K_2	"	V_{209}	"	"	$-P_{SS} = \frac{ (V_{214} - V_{213})/G_{1H} }{1} \times 41$ for $-\Delta V_{CC}$ (outputs on)	01 02	-0.15	0.15	"
		208	-13.5 V -14.25 V -16.5 V -15.75 V 2/	"	1111 1111 1111	0000 0000 0000	"	"	V_{210}	"	"	$-P_{SS} = \frac{ (V_{215} - V_{213})/G_{1H} }{1} \times 41$ for $+\Delta V_{CC}$ (outputs on)		-0.5	0.5	"
-P	SS	209	-15 V -13.5 V -14.25 V -16.5 V -15.75 V 2/	"	0000 0000 0000	1111 1111 1111	"	"	V_{211}	"	"	$-P_{SS} = \frac{ (V_{216} - V_{216})/G_{1H} }{1} \times 41$ for $-\Delta V_{CC}$ (outputs off)	01 02	-0.15	0.15	"
		210	-13.5 V -14.25 V -16.5 V -15.75 V 2/	"	0000 0000 0000	1111 1111 1111	"	"	V_{212}	"	"	$-P_{SS} = \frac{ (V_{218} - V_{216})/G_{1H} }{1} \times 41$ for $+\Delta V_{CC}$ (outputs off)		-0.5	0.5	"
									V_{213}	"	"					
									V_{214}	"	"					

See footnotes at end of table.

34

MIL-M-38510/121A

See footnote at end of table.

TABLE III. Group A inspection for device types 01 and 02 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u> /				Energized relays	Measured pin			Figure	Equation	Device Types	Limits		Unit		
			4	6	7 thru 18	24 thru 35		No.	Value	Unit				Min	Max			
6 T _A = -55°C	+P _{SS1}	239	5 V	-15 V	1111 1111 1111	0000 0000 0000	K ₁ , K ₂	21	V ₂₂₀	V	2	+P _{SS1} = (V ₂₂₁ – V ₂₂₀)/G _{1L} x 41 for -ΔV _{CC} (outputs on)	01 02	-0.07 -0.25	0.07 0.25	LSB/%PS “		
			4.5 V	“	1111 1111 1111	0000 0000 0000	“	“	V ₂₂₁	“	“	+P _{SS1} = (V ₂₂₂ – V ₂₂₀)/G _{1L} x 41 for +ΔV _{CC} (outputs on)						
			4.75 V	“	“	“	“	“	“	“	“	“						
		241	5.25 V	“	“	“	“	“	“	V ₂₂₃	“	“	+P _{SS1} = (V ₂₂₄ – V ₂₂₃)/G _{1L} x 41 for -ΔV _{CC} (outputs off)	01 02	-0.07 -0.25	0.07 0.25	“ “	
			<u>2</u> /	“	“	“	“	“	“	“	“	“	“					“
			5 V	“	0000 0000 0000	1111 1111 1111	“	“	V ₂₂₄	“	“	+P _{SS1} = (V ₂₂₅ – V ₂₂₃)/G _{1L} x 41 for +ΔV _{CC} (outputs off)						
	+P	243	4.5 V	“	0000 0000 0000	1111 1111 1111	“	“	V ₂₂₅	“	“	“	+P _{SS2} = (V ₂₂₇ – V ₂₂₆)/G _{1L} x 41 for -ΔV _{CC} (outputs on) +P _{SS2} = (V ₂₂₈ – V ₂₂₆)/G _{1L} x 41 for +ΔV _{CC} (outputs on)	01 02	-0.07 -0.25	0.07 0.25	“ “	
			4.75 V	“	“	“	“	“	V ₂₂₆	“	“	“						
			5.25 V	“	“	“	“	“	V ₂₂₇	“	“	“						
		245	15.75 V	“	“	“	“	“	“	V ₂₂₈	“	“	“	+P _{SS2} = (V ₂₃₀ – V ₂₂₉)/G _{1L} x 41 for -ΔV _{CC} (outputs off)	01 02	-0.07 -0.25	0.07 0.25	“ “
			<u>2</u> /	“	“	“	“	“	V ₂₂₉	“	“	“	+P _{SS2} = (V ₂₃₁ – V ₂₂₉)/G _{1L} x 41 for +ΔV _{CC} (outputs off)					
			15 V	“	0000 0000 0000	1111 1111 1111	“	“	V ₂₃₀	“	“	“	“					
-P	247	13.5 V	“	0000 0000 0000	1111 1111 1111	“	“	V ₂₃₁	“	“	“	-P _{SS} = (V ₂₃₃ – V ₂₃₂)/G _{1L} x 41 for -ΔV _{CC} (outputs on) -P _{SS} = (V ₂₃₄ – V ₂₃₂)/G _{1L} x 41 for +ΔV _{CC} (outputs on)	01 02	-0.15 -0.5	0.15 0.5	“ “		
		14.25 V	“	“	“	“	“	V ₂₃₂	“	“	“							
		16.5 V	“	“	“	“	“	V ₂₃₃	“	“	“							
	249	15.75 V	“	“	“	“	“	“	V ₂₃₄	“	“	“	-P _{SS} = (V ₂₃₆ – V ₂₃₅)/G _{1L} x 41 for -ΔV _{CC} (outputs off) -P _{SS} = (V ₂₃₇ – V ₂₃₅)/G _{1L} x 41 for +ΔV _{CC} (outputs off)	01 02	-0.15 -0.5	0.15 0.5	“ “	
		<u>2</u> /	“	“	“	“	“	V ₂₃₅	“	“	“							
		5 V	-15 V	1111 1111 1111	0000 0000 0000	K ₁ , K ₂	“	V ₂₃₆	“	“	“	“						
7 T _A = 25°C	LE	251	“	-15 V	1111 1111 1111	0000 0000 0000	“	“	V ₂₃₇	“	“	LE = 410/G ₁ (V _A –((V ₂₃₈ – V ₂₃₉)/4095)N-V ₂₃₈)	01, 02					
			“	“	0000 0000 0000	1111 1111 1111	“	“	V ₂₃₈	“	“	“						
			“	“	0000 0000 0001	1111 1111 1110	“	“	V ₂₃₉	“	“	“						
			“	“	0000 0000 0010	1111 1111 1101	“	“	V ₂₄₀	“	“	“						
			“	“	0000 0000 0011	1111 1111 1100	“	“	V ₂₄₁	“	“	“						
			“	“	0000 0000 0100	1111 1111 1011	“	“	V ₂₄₂	“	“	“						
			“	“	“	“	“	“	V ₂₄₃	“	“	“						
			“	“	“	“	“	“	V...	“	“	“						
			“	“	“	“	“	“	V...	“	“	“						
			“	“	“	“	“	“	V...	“	“	“						
			“	“	1111 1111 1100	0000 0000 0011	“	“	V ₄₃₃₁	“	“	“						
			“	“	1111 1111 1101	0000 0000 0010	“	“	V ₄₃₃₂	“	“	“						
“	“	1111 1111 1110	0000 0000 0001	“	“	V ₄₃₃₃	“	“	“									
252	“	“	“	“	“	“	“	“	“	Worst positive error	“	0	0.5	LSB				
“	“	“	“	“	“	“	“	“	“	Worst positive code	“	-	---	OCT				
“	“	“	“	“	“	“	“	“	“	Worst negative error	“	0	0.5	LSB				
“	“	“	“	“	“	“	“	“	“	Worst negative code	“	-	---	OCT				

See footnotes at end of table.

TABLE III. Group A inspection for device types 01 and 02 – Continued.

Subgroup	Symbol	Test no.	Test condition	Measured pin			Equation	Device Types	Limits		Unit
				No.	Value	Unit			Min	Max	
8 $T_A = 125^\circ\text{C}$	t_{SLH}	265	$V_{CC} = +5\text{ V}$ $V_{EE} = -15\text{ V}$ VIN switched from all inputs at logic "0" to all inputs at Logic "1" figure 3	9	t_1	μs	$t_{SLH} = t_1$	01, 02	----	3.0	μs
	t_{SHL}	266	$V_{CC} = +5\text{ V}$ $V_{EE} = -15\text{ V}$ VIN switched from all inputs at logic "1" to all inputs at Logic "0" figure 3	9	t_2	μs	$t_{SHL} = t_2$	01, 02	----	3.0	μs
	Ri	267	$V_{CC} = +5\text{ V}$ $V_{EE} = -15\text{ V}$ $V_{ref} = 10\text{ V}$ figure 4	5	I_{88}	mA	$R_i = 10/I_{88}$	01	15	25	$\text{k}\Omega$
	N_{O2}	268	$V_{CC} = +5\text{ V}$ $V_{EE} = -15\text{ V}$ $V_{IN} = \text{all inputs at logic "1"}$	9	V_{12526}	mV	$N_{O2} = V_{12526}/100$	01 02	----	60 100	μV_{rms}

- 1/ Apply +15 Vdc to adapter pin1.
Apply –15 Vdc to adapter pin 2.
Connect power supply ground to adapter pins 3 and 5.

$$1/(01/4096) \approx 410$$

- 2/ The power supplies for device types 02 are varied by 5% (i.e. $15 \times 0.05 = 0.75$).

- 3/ The calculation of G1 can be found in test no. 132 in this table.

TABLE III. Group A inspection for device types 03 and 04.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u> /				Energized relays	Measured pin			Equation <u>2</u> /	Device Types	Limits		Unit	
			4	6	7 thru 18	22 thru 37		No.	Value	Unit			Min	Max		
Calibration		1	Adjust P6 with all bits at 0 V				None	21	E ₁	μV	E _{cal} = E ₁	03, 04	---	100	μV	
1 T _A = 25°C I _V I	I _{CC}	2	15 V	-15 V	1111 1111 1111	1111 1111 1111 1111	"	4	I ₁	mA	I _{CC} = I ₁ (Digital 1 = 2.4 V)	03	1	5	mA	
	E _E	3	"	"	0000 0000 0000	1111 1111 1111 1111	"	6	I ₂	mA	I _{EE} = I ₂ (Digital 0 = 0.8 V)	03, 04	-18	-5	mA	
	REF	4	"	"	0000 0000 0000		"	2	E ₂	V	V _{REF} = E ₂ I _{ref} = 2 mA	03	9.90	10.1	V	
	I _L	5	"	"	0000 0000 0000	1111 1111 1111 1111		7	I ₃	μA	I _L = I ₃ (Digital 0 = 0 V)	03 04	-100 5	100 100	μA	
		6	"	"	"	"	"	8	I ₄	"	I _L = I ₄ "	03 04	-100 5	100 100	"	
		7	"	"	"	"	"	9	I ₅	"	I _L = I ₅ "	03 04	-100 5	100 100	"	
		8	"	"	"	"	"	10	I ₆	"	I _L = I ₆ "	03 04	-100 5	100 100	"	
		9	"	"	"	"	"	11	I ₇	"	I _L = I ₇ "	03 04	-100 5	100 100	"	
		10	"	"	"	"	"	12	I ₈	"	I _L = I ₈ "	03 04	-100 5	100 100	"	
		11	"	"	"	"	"	13	I ₉	"	I _L = I ₉ "	03 04	-100 5	100 100	"	
		12	"	"	"	"	"	14	I ₁₀	"	I _L = I ₁₀ "	03 04	-100 5	100 100	"	
		13	"	"	"	"	"	15	I ₁₁	"	I _L = I ₁₁ "	03 04	-100 5	100 100	"	
		14	"	"	"	"	"	16	I ₁₂	"	I _L = I ₁₂ "	03 04	-100 5	100 100	"	
		15	"	"	"	"	"	17	I ₁₃	"	I _L = I ₁₃ "	03 04	-100 5	100 100	"	
		16	"	"	"	"	"	18	I ₁₄	"	I _L = I ₁₄ "	03 04	-100 5	100 100	"	
	I _H	17	"	"	"	1111 1111 1111	1111 1111 1111 1111	"	7	I ₁₅	"	I _H = I ₁₅ (Digital 1 = 5.5 V)	03 04	-300 145	300 300	"
		18	"	"	"	"	"	8	I ₁₆	"	I _H = I ₁₆ "	03 04	-300 145	300 300	"	
19		"	"	"	"	"	9	I ₁₇	"	I _H = I ₁₇ "	03 04	-300 145	300 300	"		
20		"	"	"	"	"	10	I ₁₈	"	I _H = I ₁₈ "	03 04	-300 145	300 300	"		
21		"	"	"	"	"	11	I ₁₉	"	I _H = I ₁₉ "	03 04	-300 145	300 300	"		
22		"	"	"	"	"	12	I ₂₀	"	I _H = I ₂₀ "	03 04	-300 145	300 300	"		
23		"	"	"	"	"	13	I ₂₁	"	I _H = I ₂₁ "	03 04	-300 145	300 300	"		
24		"	"	"	"	"	14	I ₂₂	"	I _H = I ₂₂ "	03 04	-300 145	300 300	"		
25		"	"	"	"	"	15	I ₂₃	"	I _H = I ₂₃ "	03 04	-300 145	300 300	"		
26		"	"	"	"	"	16	I ₂₄	"	I _H = I ₂₄ "	03 04	-300 145	300 300	"		
27		"	"	"	"	"	17	I ₂₅	"	I _H = I ₂₅ "	03 04	-300 145	300 300	"		
28		"	"	"	"	"	18	I ₂₆	"	I _H = I ₂₆ "	03 04	-300 145	300 300	"		

See footnotes at end of table.

TABLE III. Group A inspection for device types 03 and 04 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers $\underline{1}$ /				Energized relays	Measured pin			Equation $\underline{2}$ /	Device Types	Limits		Unit
			4	6	7 thru 18	22 thru 37		No.	Value	Unit			Min	Max	
1 $T_A = 25^\circ\text{C}$	I_{FS}	29	+15 V	-15 V	1111 1111 1111	1111 1111 1111 1111	K_1	19	I_{27}	mA	$I_{FS} = I_{27}$	03, 04	-2.7	-1.6	mA
	$+P_{SS}$	30	+13.5 V	"	"	0000 0000 0000 1111	None	21	E_3	V	$+P_{SS} = 0.41 (E_4 - E_3)$	03	-0.04	0.04	LSB/%PS
		31 32	+15 V +16.5 V	" "	" "	" "	" "	" "	E_4 E_5	"	$+P_{SS} = 0.41 (E_4 - E_5)$	" "	" "	" "	" "
	SS	33	+15 V	-13.5 V	"	"	"	"	E_{6u}	"	$-P_{SS} = 0.41 (E_6 - E_7)$	03, 04	-0.1	0.1	"
		34	"	-15 V	"	"	"	"	E_{7u}	"	"	"	"	"	"
		35	"	-16.5 V	"	"	"	"	E_8	"	$-P_{SS} = 0.41 (E_6 - E_8)$	"	"	"	"
2 _D $T_A = 125^\circ\text{C}$	V_{REF}	36	+15 V	-15 V	0000 0000 0000	1111 1111 1111 1111	"	2	E_{9u}	"	$V_{REF} = E_9$ $I_{REF} = 2$ mA	03	9.90	10.1	V
	I_{ZS1}	37	"	"	0000 0000 0000	1111 1111 1111 1111	"	19	I_{28u}	μA	$I_{ZS1} = (I_{28}) (4096) / (I_{56} - I_{28})$	03, 04	-3	3	LSB
	E	38	"	"	1111 1111 1111	0000 0000 0000 1111	"	21	E_{10}	V	$A_E = 0.1 (E_{10} - E_{11})$	03	-0.50	0.50	%
					0000 0000 0000	1111 1111 1111 1111			E_{11}			04	-0.30	0.30	
	POE	39	"	"	0000 0000 0000	1111 1111 1111 1111	K_2, K_3	"	E_{12}	"	$B_{POE} = (-2.05) (E_{12})$	03 04	-20 -12	20 12	LSB
	Z_E	44	"	"	1000 0000 0000	0111 1111 1111 1111	K_2	"	E_{14}	"	$B_{ZE} = (-2.05) (E_{14})$	"	-10	10	LSB
	LE ₁	42	"	"	0001 0000 0000	1110 1111 1111 1111	None	"	E_{15}	"	For each input code N calculate the Corresponding linearity error in LSB. LE = 4.1(($E_{10} - E_{11}$)(N/4095) + $E_{11} - EA$) where EA = measured value E_{15} through E_{37} N = DUT input digital code word in decimal form Thus for 12 bits N = (A_1)(2 exp 11) + (A_2) (2 exp 10) + ... + (A_{12})(2 exp 0) A_1, A_2, A_{12} are 0 or 1. E_3 and E_4 correspond to the error amplifier Outputs at full scale and zero scale Respectively.	"	-0.5	+0.5	"
		43	"	"	0010 0000 0000	1101 "	"	"	E_{16}	"		"	"	"	"
		44	"	"	0011 0000 0000	1100 "	"	"	E_{17}	"		"	"	"	"
		45	"	"	0100 0000 0000	1011 "	"	"	E_{18}	"		"	"	"	"
		46	"	"	0101 0000 0000	1010 "	"	"	E_{19}	"		"	"	"	"
		47	"	"	0110 0000 0000	1001 "	"	"	E_{20}	"		"	"	"	"
		48	"	"	0111 0000 0000	1000 "	"	"	E_{21}	"		"	"	"	"
		49	"	"	1000 0000 0000	0111 "	"	"	E_{22}	"		"	"	"	"
		50	"	"	1001 0000 0000	0110 "	"	"	E_{23}	"		"	"	"	"
		51	"	"	1010 0000 0000	0101 "	"	"	E_{24}	"		"	"	"	"
		52	"	"	1011 0000 0000	0100 "	"	"	E_{25}	"		"	"	"	"
		53	"	"	1100 0000 0000	0011 "	"	"	E_{26}	"		"	"	"	"
		54	"	"	1101 0000 0000	0010 "	"	"	E_{27}	"		"	"	"	"
		55	"	"	1110 0000 0000	0001 "	"	"	E_{28}	"		"	"	"	"
		15 56	"	"	1111 0000 0000	0000 "	"	"	E_{29}	"		"	"	"	"
LE											A. Record the DUT code-word, (XXXX 0000 0000), with the most positive error. B. Record the DUT code-word, (YYYY 0000 0000), with the most negative error.				

See footnotes at end of table.

TABLE III. Group A inspection for device types 03 and 04 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1/</u>				Energized relays	Measured pin			Equation <u>2-/</u>	Device Types	Limits		Unit
			4	6	7 thru 18	22 thru 37		No.	Value	Unit			Min	Max	
2 T _A = 125°C	LE ₁₆	57	+15 V	-15 V	0000 0000 0001	1111 1111 1111 1111	None	21	E ₃₀	V	S = ((E ₁₀ – E ₁₁)/4095)	03, 04	-0.5	0.5	LSB
		58	"	"	0000 0000 0010	1111 1111 1101 1111	"	"	E ₃₁	"		"	"	"	
		59	"	"	0000 0000 0100	1111 1111 1011 1111	"	"	E ₃₂	"		"	"	"	
		60	"	"	0000 0000 1000	1111 1111 0111 1111	"	"	E _{33^u}	"		"	"	"	
LE	LE	61	"	"	0000 0001 0000	1111 1110 1111 1111	"	"	E _{34^u}	"		"	"	"	"
		62	"	"	0000 0010 0000	1111 1101 1111 1111	"	"	E _{35^u}	"		"	"	"	"
		63	"	"	0000 0100 0000	1111 1011 1111 1111	"	"	E ₃₆	"		"	"	"	"
		64	"	"	0000 1000 0000	1111 0111 1111 1111	"	"	E ₃₇	"		"	"	"	"
LE	LE	24	65	"	"	A. Record, (0000 BBBB BBBB), the sum of the codewords from tests 57 – 64 with positive linearity errors.				None	E ₃₈	"	"	"	"
						B. Record, (0000 CCCC CCCC), the sum of the codewords from tests 57 – 64 with negative linearity errors.									
						Determine the sum of the recorded code-words obtained from tests 42 – 56 from tests 57 – 64 for positive errors.									
						Measure and calculate linearity error for the new DUT code-word (XXXX BBBB BBBB). (See Table I, Note 9/)									
LE	LE	25	66	"	"	XXXX BBBB BBBB XXXX BBBB BBBB 1111				None	E ₃₉	"	"	"	"
						Determine the sum of the recorded code-words obtained from tests 42 – 56 from tests 57 – 64 for negative errors.									
						Measure and calculate linearity error for the new DUT code-word (YYYY CCCC CCCC). (See Table I, Note 9/)									
						YYYY CCCC CCCC YYYY CCCC CCCC 1111									
LE	MCE	67	"	"	0111 1111 1111	1000 0000 0000 1111	"	"	E ₄₀	"	For each set of major carry codes N and N + 1 Calculate the associated error in LSB's as Follows: MCE = 4.1 (EA – EB) where EB = measured value from E ₄₀ , E ₄₂ , E ₄₄ , etc. EA = measured value from E ₄₁ , E ₄₃ , E ₄₅ , etc.	"	-1.0	1.0	"
		68	"	"	1000 0000 0000	0111 1111 1111 1111	"	"	E ₄₁	"		"	"	"	"
		69	"	"	0011 1111 1111	1100 0000 0000 1111	"	"	E ₄₂	"		"	"	"	"
		70	"	"	0100 0000 0000	1011 1111 1111 1111	"	"	E ₄₃	"		"	"	"	"
		71	"	"	0001 1111 1111	1110 0000 0000 1111	"	"	E ₄₄	"		"	"	"	"
		72	"	"	0010 0000 0000	1101 1111 1111 1111	"	"	E ₄₅	"		"	"	"	"
		73	"	"	0000 1111 1111	1111 0000 0000 1111	"	"	E ₄₆	"		"	"	"	"
		74	"	"	0001 0000 0000	1110 1111 1111 1111	"	"	E ₄₇	"		"	"	"	"
		75	"	"	0000 0111 1111	1111 1000 0000 1111	"	"	E ₄₈	"		"	"	"	"
		76	"	"	0000 1000 0000	1111 0111 1111 1111	"	"	E ₄₉	"		"	"	"	"
		77	"	"	0000 0011 1111	1111 1100 0000 1111	"	"	E ₅₀	"		"	"	"	"
		78	"	"	0000 0100 0000	1111 1011 1111 1111	"	"	E ₅₁	"		"	"	"	"

See footnotes at end of table.

TABLE III. Group A inspection for device types 03 and 04 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1/</u>				Energized relays	Measured pin			Equation <u>2-/</u>	Device Types	Limits		Unit			
			4	6	7 thru 18	22 thru 37		No.	Value	Unit			Min	Max				
3 T _A = -55°C	V _{REF}	79	+15 V	-15 V	0000 0000 0000	1111 1111 1111 1111	None	2	E ₆₄	V	V _{REF} = E ₆₄ I _{REF} = 2 mA	03	9.90	10.1	V			
	I _{ZS}	80	"	"	0000 0000 0000	1111 1111 1111 1111	K ₁	19	I ₂₉		I _{ZS} = (I ₂₉) (4096)/(I ₈₃ – I ₂₉)	03, 04	-3	3	LSB			
	E	81	"	"	1111 1111 1111 0000 0000 0000	0000 0000 0000 1111 1111 1111 1111 1111	"	21	E ₆₅ E ₆₆	V	A _E = 0.1 (E ₆₅ – E ₆₆)	03 04	-0.44 -0.28	0.44 0.28	%			
	POE	82	"	"	0000 0000 0000	1111 1111 1111 1111	K ₂ , K ₃	"	E ₆₇	"	B _{POE} = (-2.05) (E ₆₇)	03 04	-17.6 -11.2	17.6 11.2	LSB			
A	Z _E	84	"	"	1000 0000 0000	0111 1111 1111 1111	K ₂	"	E ₆₉	"	B _{Z_E} = (-2.05) (E ₆₉)	"	-9.2	9.2	LSB			
B	LE ₁	85	"	"	0001 0000 0000	1110 1111 1111 1111	None	"	E ₇₀	"	For each input code N calculate the Corresponding linearity error in LSB. LE = 4.1((E ₆₅ -E ₆₆)(N/4095) + E ₆₆ –EA) where EA = measured value E ₇₀ through E ₉₂ N = DUT input digital code word in decimal form Thus for 12 bits N = (A1)(2 exp 11) + (A2) (2 exp 10) + ... +(A12)(2 exp 0) A1, A2, A12 are 0 or 1. E ₆₅ and E ₆₆ correspond to the error amplifier Outputs at full scale and zero scale " respectively.	"	-0.5	+0.5	"			
		86	"	"	0010 0000 0000	1101 " " " "	"	"	E ₇₁	"		"	"	"	"			
		87	"	"	0011 0000 0000	1100 " " " "	"	"	E ₇₂	"		"	"	"	"			
		88	"	"	0100 0000 0000	1011 " " " "	"	"	E ₇₃	"		"	"	"	"			
		89	"	"	0101 0000 0000	1010 " " " "	"	"	E ₇₄	"		"	"	"	"			
		90	"	"	0110 0000 0000	1001 " " " "	"	"	E ₇₅	"		"	"	"	"			
		91	"	"	0111 0000 0000	1000 " " " "	"	"	E ₇₆	"		"	"	"	"			
		92	"	"	1000 0000 0000	0111 " " " "	"	"	E ₇₇	"		"	"	"	"			
		93	"	"	1001 0000 0000	0110 " " " "	"	"	E ₇₈	"		"	"	"	"			
		94	"	"	1010 0000 0000	0101 " " " "	"	"	E ₇₉	"		"	"	"	"			
		95	"	"	1011 0000 0000	0100 " " " "	"	"	E ₈₀	"		"	"	"	"			
		96	"	"	1100 0000 0000	0011 " " " "	"	"	E ₈₁	"		"	"	"	"			
		97	"	"	1101 0000 0000	0010 " " " "	"	"	E ₈₂	"		"	"	"	"			
		98	"	"	1110 0000 0000	0001 " " " "	"	"	E ₈₃	"		"	"	"	"			
		15	99	"	"	1111 0000 0000	0000 " " " "	"	"	E ₈₄		"	"	"	"	"		
LE					A. Record the DUT code-word, (XXXX 0000 0000), with the most positive error.				<u>2/</u>		B. Record the DUT code-word, (YYYY 0000 0000), with the most negative error.		<u>2/</u>					
LE	16	100	+15 V	-15 V	0000 0000 0001	1111 1111 1110 1111	None	21	E ₈₅	V		03, 04	-0.5	0.5	LSB			
		101	"	"	0000 0000 0010	1111 1111 1101 1111	"	"	E ₈₆			"	"	"	"			
		102	"	"	0000 0000 0100	1111 1111 1011 1111	"	"	E ₈₇			"	"	"	"			
		103	"	"	0000 0000 1000	1111 1111 0111 1111	"	"	E ₈₈			"	"	"	"			
LE	20	104	"	"	0000 0001 0000	1111 1110 1111 1111	"	"	E ₈₉	"	S = ((E ₆₅ – E ₆₆)/4095)	"	"	"	"			
		105	"	"	0000 0010 0000	1111 1101 1111 1111	"	"	E ₉₀	"		"	"	"	"			
		106	"	"	0000 0100 0000	1111 1011 1111 1111	"	"	E ₉₁	"		"	"	"	"			
		107	"	"	0000 1000 0000	1111 0111 1111 1111	"	"	E ₉₂	"		"	"	"	"			
LE		108		A. Record, (0000 BBBB BBBB), the sum of the codewords from tests 100 – 107 with positive linearity errors.														
				B. Record, (0000 CCCC CCCC), the sum of the codewords from tests 100 – 107 with negative linearity errors.														
				Determine the sum of the recorded code-words obtained from tests 85 – 99 from tests 100 – 107 for positive errors.														
				Measure and calculate linearity error for the new DUT code-word (XXXX BBBB BBBB). (See Table I, Note 9/)														
LE	24	109		XXXX BBBB BBBB XXXX BBBB BBBB 1111						None	"	E ₉₃	"	LE ₂₄ = 4.1(E ₆₆ + ((on-bits) x S) – E ₉₃)	"	"	"	"
				Determine the sum of the recorded code-words obtained from tests 85 – 99 from tests 100 – 107 for negative errors.														
				Measure and calculate linearity error for the new DUT code-word (YYYY CCCC CCCC). (See Table I, Note 9/)														
				YYYY CCCC CCCC YYYY CCCC CCCC 1111						None	"	E ₉₄	"	LE ₂₅ = 4.1(E ₆₆ + ((on-bits) x S) – E ₉₄)	"	"	"	"

See footnotes at end of table.

LE

TABLE III. Group A inspection for device types 03 and 04 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers $\frac{1}{2}$				Energized relays	Measured pin			Equation $\frac{2}{2}$	Device Types	Limits		Unit	
			4	6	7 thru 18	22 thru 37		No.	Value	Unit			Min	Max		
3 $T_A = -55^{\circ}\text{C}$	MCE	110	+15 V	-15 V	0111 1111 1111 1000 0000 0000	1000 0000 0000 1111 0111 1111 1111 1111	None	21	E ₉₅ E ₉₆	V	For each set of major carry codes N and N + 1 Calculate the associated error in LSB's as Follows: MCE = 4.1 (EA – EB) where EB = measured value from E ₉₅ , E ₉₇ , E ₉₉ , etc. EA = measured value from E ₉₆ , E ₉₈ , E ₁₀₀ , etc.	03, 04	-1.0	1.0	LSB	
		111	"	"	0011 1111 1111 0100 0000 0000	1100 0000 0000 1111 1011 1111 1111 1111	"	"	E ₉₇ E ₉₈	"			"	"	"	
		112	"	"	0001 1111 1111 0010 0000 0000	1110 0000 0000 1111 1101 1111 1111 1111	"	"	E ₉₉ E ₁₀₀	"			"	"	"	
		113	"	"	0000 1111 1111 0001 0000 0000	1111 0000 0000 1111 1110 1111 1111 1111	"	"	E ₁₀₁ E ₁₀₂	"			"	"	"	
		114	"	"	0000 0111 1111 0000 1000 0000	1111 1000 0000 1111 1111 0111 1111 1111	"	"	E ₁₀₃ E ₁₀₄	"			"	"	"	
		115	"	"	0000 0011 1111 0000 0100 0000	1111 1100 0000 1111 1111 1011 1111 1111	"	"	E ₁₀₅ E ₁₀₆	"			"	"	"	
		116	"	"	0000 0001 1111 0000 0010 0000	1111 1110 0000 1111 1111 1101 1111 1111	"	"	E ₁₀₇ E ₁₀₈	"			"	"	"	
		117	"	"	0000 0000 1111 0000 0001 0000	1111 1111 0000 1111 1111 1110 1111 1111	"	"	E ₁₀₉ E ₁₁₀	"			"	"	"	
		118	"	"	0000 0000 0111 0000 0000 1000	1111 1111 1000 1111 1111 1111 0111 1111	"	"	E ₁₁₁ E ₁₁₂	"			"	"	"	
		119	"	"	0000 0000 0011 0000 0000 0100	1111 1111 1100 1111 1111 1111 1011 1111	"	"	E ₁₁₃ E ₁₁₄	"			"	"	"	
		120	"	"	0000 0000 0001 0000 0000 0010	1111 1111 1110 1111 1111 1111 1101 1111	"	"	E ₁₁₅ E ₁₁₆	"			"	"	"	
		121	"	"	0000 0000 0000 0000 0000 0001	1111 1111 1111 1111 1111 1111 1110 1111	"	"	E ₁₁₇ E ₁₁₈	"			"	"	"	
		4 $T_A = 25^{\circ}\text{C}$	B B B	I _{ZS}	122	"	"	0000 0000 0000 1111 1111 1111 1111	K ₁	19			I ₃₀	V	I _{ZS} = (I ₃₀) (4096)/(I ₂₇ – I ₃₀)	03, 04
A _E	123			"	"	1111 1111 1111 0000 0000 0000	0000 0000 0000 1111 1111 1111 1111 1111	None	21	E ₁₁₉ E ₁₂₀	V	A _E = 0.1 (E ₁₁₉ – E ₁₂₀)	-0.20	0.20	%	
POE	124			"	"	0000 0000 0000 1111 1111 1111 1111	K ₂ , K ₃	"	E ₁₂₁	"	B _{POE} = (-2.05) (E ₁₂₁)	-8	8	LSB		
PAE	125			"	"	1111 1111 1111 0000 0000 0000 1111	K ₂	"	E ₁₂₂	"	B _{PAE} = 0.05 (E ₁₂₂)	-0.20	0.20	%		
ZE	126			"	"	1000 0000 0000 0111 1111 1111 1111	K ₂	"	E ₁₂₃	"	B _{ZE} = (-2.05) (E ₁₂₃)	-6.0	6.0	LSB		
LE ₁	127			"	"	0001 0000 0000 0010 0000 0000	1110 1111 1111 1111 1101 " "	None	"	E ₁₂₄ E ₁₂₅	"	For each input code N calculate the Corresponding linearity error in LSB. LE = 4.1((E ₁₁₉ –E ₁₂₀)(N/4095) + E ₁₂₀ –EA) where EA = measured value E ₁₂₄ through E ₁₄₆ N = DUT input digital code word in decimal form Thus for 12 bits N = (A ₁)(2 exp 11) + (A ₂) (2 exp 10) + ... +(A ₁₂)(2 exp 0) A ₁ , A ₂ , A ₁₂ are 0 or 1. E ₁₁₉ and E ₁₂₀ correspond to the error amplifier Outputs at full scale and zero scale respectively.	-0.5	+0.5	"	
128	"			"	0011 0000 0000 0100 0000 0000	1100 " " 1011 " "	"	"	E ₁₂₆ E ₁₂₇	"	"		"	"		
129	"			"	0101 0000 0000 0110 0000 0000	1010 " " 1001 " "	"	"	E ₁₂₈ E ₁₂₉	"	"		"	"		
130	"			"	1001 0000 0000 1010 0000 0000	1000 " " 0111 " "	"	"	E ₁₃₀ E ₁₃₁	"	"		"	"		
131	"			"	1011 0000 0000 1100 0000 0000	0110 " " 0101 " "	"	"	E ₁₃₂ E ₁₃₃	"	"		"	"		
132	"			"	1101 0000 0000 1110 0000 0000	0100 " " 0001 " "	"	"	E ₁₃₄ E ₁₃₅	"	"		"	"		
133	"			"	0001 0000 0000 0010 0000 0000	0100 " " 0000 " "	"	"	E ₁₃₆ E ₁₃₇	"	"		"	"		
134	"			"	0101 0000 0000 0110 0000 0000	0001 " " 0000 " "	"	"	E ₁₃₈	"	"		"	"		
135	"	"	1001 0000 0000 1010 0000 0000	0000 " " 0000 " "	"	"		"	"	"	"					
136	"	"	1011 0000 0000 1100 0000 0000	0000 " " 0000 " "	"	"		"	"	"	"					
137	"	"	1101 0000 0000 1110 0000 0000	0000 " " 0000 " "	"	"		"	"	"	"					
138	"	"	0001 0000 0000 0010 0000 0000	0000 " " 0000 " "	"	"		"	"	"	"					
139	"	"	0101 0000 0000 0110 0000 0000	0000 " " 0000 " "	"	"		"	"	"	"					
140	"	"	1001 0000 0000 1010 0000 0000	0000 " " 0000 " "	"	"		"	"	"	"					
141	"	"	1101 0000 0000 1111 0000 0000	0000 " " 0000 " "	"	"		"	"	"	"					
LE						A. Record the DUT code-word, (XXXX 0000 0000), with the most positive error.	$\frac{2}{2}$				"	"	"	"		
						B. Record the DUT code-word, (YYYY 0000 0000), with the most negative error.	$\frac{2}{2}$				"	"	"	"		

See footnotes at end of table.

TABLE III. Group A inspection for device types 03 and 04 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u> /				Energized relays	Measured pin			Equation <u>2</u> - <u>7</u>	Device Types	Limits		Unit	
			4	6	7 thru 18	22 thru 37		No.	Value	Unit			Min	Max		
4 T _A = 25°C	LE ₁₆	142	+15 V	-15 V	0000 0000 0001	1111 1111 1110 1111	None	21	E ₁₃₉	V		03, 04	-0.5	0.5	LSB	
		143	"	"	0000 0000 0010	1111 1111 1101 1111	"	"	E ₁₄₀	"		"	"	"		
		144	"	"	0000 0000 0100	1111 1111 1011 1111	"	"	E ₁₄₁	"		"	"	"		
		145	"	"	0000 0000 1000	1111 1111 0111 1111	"	"	E ₁₄₂ ^H	"		"	"	"		
LE	LE	20	146	"	"	0000 0001 0000	1111 1110 1111 1111	"	"	E ₁₄₃ ^H	"	S = ((E ₁₁₉ – E ₁₂₀)/4095)	"	"	"	"
		147	"	"	0000 0010 0000	1111 1101 1111 1111	"	"	E ₁₄₄ ^H	"	"		"	"		
		148	"	"	0000 0100 0000	1111 1011 1111 1111	"	"	E ₁₄₅	"	"		"	"		
		149	"	"	0000 1000 0000	1111 0111 1111 1111	"	"	E ₁₄₆	"	"		"	"		
LE	LE	24	150	"	"	A. Record, (0000 BBBB BBBB), the sum of the codewords from tests 142 – 149 with positive linearity errors.					"	"	"	"		
				"	"	B. Record, (0000 CCCC CCCC), the sum of the codewords from tests 142 – 149 with negative linearity errors.					"	"	"	"		
				"	"	Determine the sum of the recorded code-words obtained from tests 127 – 141 from tests 142 – 149 for positive errors.					"	"	"	"		
				"	"	Measure and calculate linearity error for the new DUT code-word (XXXX BBBB BBBB). (See Table I, Note 9/)					"	"	"	"		
LE	LE	25	151	"	"	XXXX BBBB BBBB XXXX BBBB BBBB 1111	None	21	E ₁₄₇	V	LE ₂₄ = 4.1(E ₁₂₀ + ((on-bits) x S) – E ₁₄₇)	"	"	"	"	
				"	"	Determine the sum of the recorded code-words obtained from tests 127 – 141 from tests 142 – 149 for negative errors.					"	"	"	"		
				"	"	Measure and calculate linearity error for the new DUT code-word (YYYY CCCC CCCC). (See Table I, Note 9/)					"	"	"	"		
				"	"	YYYY CCCC CCCC YYYY CCCC CCCC 1111	None	21	E ₁₄₈	V	LE ₂₅ = 4.1(E ₁₂₀ + ((on-bits) x S) – E ₁₄₈)	"	"	"	"	
LE	MCE	152	"	"	0111 1111 1111	1000 0000 0000 1111	None	21	E ₁₄₉	V	For each set of major carry codes N and N + 1 Calculate the associated error in LSB's as Follows: MCE = 4.1 (EA – EB) where EB = measured value from E ₁₄₉ ,E ₁₅₁ ,E ₁₅₃ ,etc. EA = measured value from E ₁₅₀ ,E ₁₅₂ ,E ₁₅₄ ,etc.	"	-1.0	1.0	"	
		153	"	"	1000 0000 0000	0111 1111 1111 1111	"	"	E ₁₅₀	"		"	"	"		
		154	"	"	0011 1111 1111	1100 0000 0000 1111	"	"	E ₁₅₁	"		"	"	"		
		155	"	"	0100 0000 0000	1011 1111 1111 1111	"	"	E ₁₅₂	"		"	"	"		
		156	"	"	0001 1111 1111	1110 0000 0000 1111	"	"	E ₁₅₃	"		"	"	"		
		157	"	"	0010 0000 0000	1101 1111 1111 1111	"	"	E ₁₅₄	"		"	"	"		
		158	"	"	0000 1111 1111	1111 0000 0000 1111	"	"	E ₁₅₅	"		"	"	"		
		159	"	"	0001 0000 0000	1110 1111 1111 1111	"	"	E ₁₅₆	"		"	"	"		
		160	"	"	0000 0111 1111	1111 1000 0000 1111	"	"	E ₁₅₇	"		"	"	"		
		161	"	"	0000 1000 0000	1111 0111 1111 1111	"	"	E ₁₅₈	"		"	"	"		
		162	"	"	0000 0011 1111	1111 1100 0000 1111	"	"	E ₁₅₉	"		"	"	"		
		163	"	"	0000 0100 0000	1111 1011 1111 1111	"	"	E ₁₆₀	"		"	"	"		
		164	"	"	0000 0001 1111	1111 1110 0000 1111	"	"	E ₁₆₁	"		"	"	"		
		165	"	"	0000 0010 0000	1111 1101 1111 1111	"	"	E ₁₆₂	"		"	"	"		
		166	"	"	0000 0000 1111	1111 1111 0000 1111	"	"	E ₁₆₃	"		"	"	"		
		167	"	"	0000 0001 0000	1111 1110 1111 1111	"	"	E ₁₆₄	"		"	"	"		

See footnotes at end of table.

TABLE III. Group A inspection for device types 03and 04 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u> /				Energized relays	Measured pin			Equation <u>2</u> /	Device Types	Limits		Unit
			4	6	7 thru 18	22 thru 37		No.	Value	Unit			Min	Max	
5 T _A = 125°C	I _{CC}	164	15 V	-15 V	1111 1111 1111	1111 1111 1111 1111	None	4	I ₃₀	mA	I _{CC} = I ₃₀ (Digital 1 = 2.4 V)	03	1	5	mA
	I _{EE}	165	"	"	0000 0000 0000	1111 1111 1111 1111	"	6	I ₃₁	mA	I _{EE} = I ₃₁ (Digital 0 = 0.8 V)	03, 04	-18	-5	mA
	I _L	166	"	"	0000 0000 0000	1111 1111 1111 1111	"	7	I ₃₂	μA	I _L = I ₃₂ (Digital 0 = 0 V)	03 04	-100 5	100 100	μA
		167	"	"	"	"	"	8	I ₃₃	"	I _L = I ₃₃ "	03 04	-100 5	100 100	"
		168	"	"	"	"	"	9	I ₃₄	"	I _L = I ₃₄ "	03 04	-100 5	100 100	"
		169	"	"	"	"	"	10	I ₃₅	"	I _L = I ₃₅ "	03 04	-100 5	100 100	"
		170	"	"	"	"	"	11	I ₃₆	"	I _L = I ₃₆ "	03 04	-100 5	100 100	"
		171	"	"	"	"	"	12	I ₃₇	"	I _L = I ₃₇ "	03 04	-100 5	100 100	"
		172	"	"	"	"	"	13	I ₃₈	"	I _L = I ₃₈ "	03 04	-100 5	100 100	"
		173	"	"	"	"	"	14	I ₃₉	"	I _L = I ₃₉ "	03 04	-100 5	100 100	"
		174	"	"	"	"	"	15	I ₄₀	"	I _L = I ₄₀ "	03 04	-100 5	100 100	"
		175	"	"	"	"	"	16	I ₄₁	"	I _L = I ₄₁ "	03 04	-100 5	100 100	"
		176	"	"	"	"	"	17	I ₄₂	"	I _L = I ₄₂ "	03 04	-100 5	100 100	"
		177	"	"	"	"	"	18	I ₄₃	"	I _L = I ₄₃ "	03 04	-100 5	100 100	"
	I _H	178	"	"	1111 1111 1111	1111 1111 1111 1111	"	7	I ₄₄	"	I _H = I ₄₄ (Digital 1 = 5.5 V)	03 04	-300 145	300 300	"
		179	"	"	"	"	"	8	I ₄₅	"	I _H = I ₄₅ "	03 04	-300 145	300 300	"
		180	"	"	"	"	"	9	I ₄₆	"	I _H = I ₄₆ "	03 04	-300 145	300 300	"
		181	"	"	"	"	"	10	I ₄₇	"	I _H = I ₄₇ "	03 04	-300 145	300 300	"
		182	"	"	"	"	"	11	I ₄₈	"	I _H = I ₄₈ "	03 04	-300 145	300 300	"
		183	"	"	"	"	"	12	I ₄₉	"	I _H = I ₄₉ "	03 04	-300 145	300 300	"
		184	"	"	"	"	"	13	I ₅₀	"	I _H = I ₅₀ "	03 04	-300 145	300 300	"
		185	"	"	"	"	"	14	I ₅₁	"	I _H = I ₅₁ "	03 04	-300 145	300 300	"
		186	"	"	"	"	"	15	I ₅₂	"	I _H = I ₅₂ "	03 04	-300 145	300 300	"
		187	"	"	"	"	"	16	I ₅₃	"	I _H = I ₅₃ "	03 04	-300 145	300 300	"
		188	"	"	"	"	"	17	I ₅₄	"	I _H = I ₅₄ "	03 04	-300 145	300 300	"
		189	"	"	"	"	"	18	I ₅₅	"	I _H = I ₅₅ "	03 04	-300 145	300 300	"

See footnotes at end of table.

TABLE III. Group A inspection for device types 03and 04 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u> /				Energized relays	Measured pin			Equation <u>2</u> /	Device Types	Limits		Unit
			4	6	7 thru 18	22 thru 37		No.	Value	Unit			Min	Max	
5 T _A = 25°C	I _{FS}	190	+15 V	-15 V	1111 1111 1111	1111 1111 1111 1111	K ₁	19	I ₅₆	mA	I _{FS} = I ₅₆	03, 04	-2.7	-1.6	mA
	+P _{SS}	191	+13.5 V	"	1111 1111 1111	0000 0000 0000 1111	None	21	E ₁₇₃	V	+P _{SS} = 0.41 (E ₁₇₄ – E ₁₇₃)	03	-0.08	0.08	LSB/%PS
		192	+15 V	"	"	"	"	"	E ₁₇₄	"	"	"	"	"	"
		193	+16.5 V	"	"	"	"	"	E ₁₇₅	"	+P _{SS} = 0.41 (E ₁₇₄ – E ₁₇₅)	"	"	"	"
	SS	194	+15 V	-13.5 V	"	"	"	"	E ₁₇₆	"	-P _{SS} = 0.41 (E ₁₇₇ – E ₁₇₆)	03, 04	-0.2	0.2	"
		195	"	-15 V	"	"	"	"	E ₁₇₇	"	"	"	"	"	"
		196	"	-16.5 V	"	"	"	"	E ₁₇₈	"	-P _{SS} = 0.41 (E ₁₇₇ – E ₁₇₈)	"	"	"	"
6 T _A = -55°C	I _{CC}	197	+15 V	-15 V	1111 1111 1111	1111 1111 1111 1111	"	4	I ₅₇	mA	I _{CC} = I ₅₇ (Digital 1 = 2.4 V)	03	1	5	mA
	EE	198	"	"	0000 0000 0000	"	"	6	I ₅₈	mA	I _{EE} = I ₅₈ (Digital 0 = 0.8 V)	03, 04	-18	-5	mA
	IL	199	"	"	"	"	"	7	I ₅₉	μA	I _{IL} = I ₅₉ (Digital 0 = 0 V)	03 04	-100 5	100 100	μA
		200	"	"	"	"	"	8	I ₆₀	"	I _{IL} = I ₆₀ "	03 04	-100 5	100 100	"
		201	"	"	"	"	"	9	I ₆₁	"	I _{IL} = I ₆₁ "	03 04	-100 5	100 100	"
		202	"	"	"	"	"	10	I ₆₂	"	I _{IL} = I ₆₂ "	03 04	-100 5	100 100	"
		203	"	"	"	"	"	11	I ₆₃	"	I _{IL} = I ₆₃ "	03 04	-100 5	100 100	"
		204	"	"	"	"	"	12	I ₆₄	"	I _{IL} = I ₆₄ "	03 04	-100 5	100 100	"
		205	"	"	"	"	"	13	I ₆₅	"	I _{IL} = I ₆₅ "	03 04	-100 5	100 100	"
		206	"	"	"	"	"	14	I ₆₆	"	I _{IL} = I ₆₆ "	03 04	-100 5	100 100	"
		207	"	"	"	"	"	15	I ₆₇	"	I _{IL} = I ₆₇ "	03 04	-100 5	100 100	"
		208	"	"	"	"	"	16	I ₆₈	"	I _{IL} = I ₆₈ "	03 04	-100 5	100 100	"
		209	"	"	"	"	"	17	I ₆₉	"	I _{IL} = I ₆₉ "	03 04	-100 5	100 100	"
		210	"	"	"	"	"	18	I ₇₀	"	I _{IL} = I ₇₀ "	03 04	-100 5	100 100	"
	IH	211	"	"	1111 1111 1111	"	"	7	I ₇₁	"	I _{IH} = I ₇₁ (Digital 1 = 5.5 V)	03 04	-300 145	300 300	"
		212	"	"	"	"	"	8	I ₇₂	"	I _{IH} = I ₇₂ "	03 04	-300 145	300 300	"
		213	"	"	"	"	"	9	I ₇₃	"	I _{IH} = I ₇₃ "	03 04	-300 145	300 300	"
		214	"	"	"	"	"	10	I ₇₄	"	I _{IH} = I ₇₄ "	03 04	-300 145	300 300	"
		215	"	"	"	"	"	11	I ₇₅	"	I _{IH} = I ₇₅ "	03 04	-300 145	300 300	"
		216	"	"	"	"	"	12	I ₇₆	"	I _{IH} = I ₇₆ "	03 04	-300 145	300 300	"
		217	"	"	"	"	"	13	I ₇₇	"	I _{IH} = I ₇₇ "	03 04	-300 145	300 300	"
		218	"	"	"	"	"	14	I ₇₈	"	I _{IH} = I ₇₈ "	03 04	-300 145	300 300	"
		219	"	"	"	"	"	15	I ₇₉	"	I _{IH} = I ₇₉ "	03 04	-300 145	300 300	"
		220	"	"	"	"	"	16	I ₈₀	"	I _{IH} = I ₈₀ "	03 04	-300 145	300 300	"
		221	"	"	"	"	"	17	I ₈₁	"	I _{IH} = I ₈₁ "	03 04	-300 145	300 300	"
		222	"	"	"	"	"	18	I ₈₂	"	I _{IH} = I ₈₂ "	03 04	-300 145	300 300	"

See footnotes at end of table.

TABLE III. Group A inspection for device types 03and 04 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u> /				Energized relays	Measured pin			Equation <u>2</u> - <u>7</u>	Device Types	Limits		Unit	
			4	6	7 thru 18	22 thru 37		No.	Value	Unit			Min	Max		
6 T _A = -55°C	I _{FS}	223	+15 V	-15 V	1111 1111 1111	1111 1111 1111 1111	K ₁	19	I ₈₃	mA	I _{FS} = I ₈₃	03, 04	-2.7	-1.6	mA	
	+P _{SS}	224	+13.5 V	"	1111 1111 1111	0000 0000 0000 1111	None	21	E ₁₇₉	V	+P _{SS} = 0.41 (E ₁₈₀ – E ₁₇₉)	03	-0.08	0.08	LSB/%PS	
		225 226	+15 V +16.5 V	" "	" "	" "	" "	" "	E ₁₈₀ E ₁₈₁	"	+P _{SS} = 0.41 (E ₁₈₀ – E ₁₇₉)	"	"	"	"	
	SS	227 228 229	+15 V -13.5 V -15 V "	-15 V -15 V -16.5 V "	" " " "	" " " "	" " " "	" " " "	E ₁₈₂ E ₁₈₃ E ₁₈₄	"	-P _{SS} = 0.41 (E ₁₈₃ – E ₁₈₂) -P _{SS} = 0.41 (E ₁₈₃ – E ₁₈₄)	03, 04	-0.2	0.2	" " "	
7 T _A = 25°C	LE	230 231	+15 V	-15 V	0000 0000 0001	1111 1111 1110 1111	"	"	E ₁₈₅	"	For each input code N calculate the Corresponding linearity error in LSB. LE = 4.1((E ₁₁₉ -E ₁₂₀)(N/4095) + E ₁₂₀ –EA) Where EA = measured value E ₁₈₅ through E ₄₂₈₀ N = DUT input digital code word in decimal form. Thus for 12 bits N = (A1)(2 exp 11) + (A2) (2 exp 10)+ ... +(A12)(2 exp 0) A1, A2, ... A12 are 0 or 1. E ₁₁₉ and E ₁₂₀ correspond to the error amplifier Outputs at full scale and zero scale Respectively. Worst positive error Worst positive code Worst negative error Worst negative code	"			LSB OCT LSB OCT	
			"	"	0000 0000 0010	1111 1111 1101 1111	"	"	E ₁₈₆	"		"				
			"	"	0000 0000 0011	1111 1111 1100 1111	"	"	E ₁₈₇	"		"				
			"	"	"	"	"	"	E ₁₈₈	"		"				
			"	"	"	"	"	"	E ₁₈₉	"		"				
			"	"	"	"	"	"	E ₁₉₀	"		"				
			"	"	"	"	"	"	E ₁₉₁	"		"				
			"	"	"	"	"	"	E ₁₉₂	"		"				
			"	"	"	"	"	"	E ₁₉₃	"		"				
			"	"	"	"	"	"	E ₁₉₄	"		"				"
8 T _A = 125°C	LE	232	Same tests, terminal conditions and limits as in subgroup 7, tests 232 thru 233 except T _A = 125°C. V _{OS} and V _{FS} are the values determined in subgroup 2.									"	0	0.5	LSB	
		233	"	"	"	"	"	"	"	"	"	-	-	OCT		
	dA	dI _{ZS} /dt	234	Calculate dI _{ZS} /dt = (I _{ZS} at 125°C – I _{ZS} at 25°C)/100°C from tests 37 and 122 respectively.									"	-0.5	0	LSB
		E /dt	235	Calculate dA _E /dt = (A _E at 125°C – A _E at 25°C)/100°C from tests 38 and 123 respectively.									"	-	-	OCT
		P _{OE} /dt	236	Calculate dB _{P_{OE}} /dt = (B _{P_{OE}} at 125°C – B _{P_{OE}} at 25°C)/100°C from tests 39 and 124 respectively.									03 04	-30 -10	30 10	PPM/°C
dB	Z _E /dt	237	Calculate dB _{Z_E} /dt = (B _{Z_E} at 125°C – B _{Z_E} at 25°C)/100°C from tests 41 and 126 respectively.									03, 04	-0.12 -0.04	0.12 0.04	LSB/°C	
														"		

TABLE III. Group A inspection for device types 03 and 04 – Continued.

Subgroup	Symbol	Test no.	Adapter pin numbers <u>1</u> /				Energized relays	Measured pin			Equation <u>2</u> /	Device Types	Limits		Unit
			4	6	7 thru 18	22 thru 37		No.	Value	Unit			Min	Max	
8 $T_A = 125^\circ\text{C}$ dA	LE	238 239	Same tests, terminal conditions and limits as in subgroup 7, tests 238 thru 239 except $T_A = -55^\circ\text{C}$. V_{OS} and V_{FS} are the values determined in subgroup 3.									03, 04 " " "	0 - -0.5 -	0.5 - 0 -	LSB OCT LSB OCT
	dl_{ZS}/dt	240	Calculate $dl_{ZS}/dt = (l_{ZS} \text{ at } -55^\circ\text{C} - l_{ZS} \text{ at } +25^\circ\text{C})/80^\circ\text{C}$ from tests 80 and 122 respectively.									"	-0.01	0.01	LSB/ $^\circ\text{C}$
	dI_E/dt	241	Calculate $dA_E/dt = (A_E \text{ at } -55^\circ\text{C} - A_E \text{ at } +25^\circ\text{C})/125^\circ\text{C}$ from tests 81 and 123 respectively.									03 04	-30 -10	30 10	PPM/ $^\circ\text{C}$ PPM/ $^\circ\text{C}$
	dB_{POE}/dt	242	Calculate $dB_{POE}/dt = (B_{POE} \text{ at } -55^\circ\text{C} - B_{POE} \text{ at } +25^\circ\text{C})/80^\circ\text{C}$ from tests 82 and 124 respectively.									03 04	-0.12 -0.04	0.12 0.04	LSB/ $^\circ\text{C}$ "
	dB_{ZE}/dt	243	Calculate $dB_{ZE}/dt = (B_{ZE} \text{ at } -55^\circ\text{C} - B_{ZE} \text{ at } 25^\circ\text{C})/80^\circ\text{C}$ from tests 84 and 126 respectively.									03, 04	-0.04	0.04	"
12 $T_A = 25^\circ\text{C}$ dB	t_{SLH}	244	All digital inputs switched simultaneously from logic low to logic high. For each device type output settling is to within $\frac{1}{2}$ LSB of the rated accuracy. See figure 3.				None	6	t_1		$t_{SLH} = t_1$	03 04	---- ----	400 600	ns "
	t_{SHL}	245	All digital inputs switched simultaneously from logic high to logic low. For each device type output settling is to within $\frac{1}{2}$ LSB of the rated accuracy. See figure 3.				"	6	t_2		$t_{SHL} = t_2$	03 04	---- ----	400 600	ns "
	Ri	256	+15 V	-15 V	See figure 5		"	6 5	I_{84} I_{85}	mA	$R_i = 10/I_{84}$ $V_{REF} = +10 \text{ V}$ $R_i = 10/I_{85}$	03 04	15 15	25 25	k Ω k Ω
	No	257	+15 V	-15 V	All bits off All bits on See figure 6.		" "	9 9	e1 e2	mVrms	$No = \text{Sqr}(e1 \exp 2 - e2 \exp 2)$	03 04	---- ----	80 60	mVrms mVrms

1/ +15 V is not required for device type 04.2/ The equations take into account the error amplifier gain of 100 V/V and other circuit contacts so that the calculated value is in table I units.

MIL-M-38510/121A

4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 9, 10, and 11 shall be omitted.
- c. Subgroup 12 shall be added to group A inspection for all classes and it shall consist of the conditions and limits as specified in table III. The sample size series number shall be 15 for all classes (accept on 0).

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:

- a. End point electrical parameters shall be as specified in table II herein.
- b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End point electrical parameters shall be as specified in table II herein.

Table IV. Group C end-point electrical parameters. $T_A = 25^\circ\text{C}$

Device type	Test no.	Symbol	Limits		Delta	Unit
			Min	Max		
01, 02, 03, 04	130	I_{ZS1}	-2	2	± 1	LSB
01, 03, 04	132	A_{E1}	-0.20	0.20	± 0.05	%
02			-0.16	1.16	± 0.04	%
01, 03, 04	128	B_{POE}	-8	8	± 2	LSB
02			-6.5	6.5	± 2	LSB
01, 02	129	B_{ZE}	-6.5	6.5	± 2	LSB
03, 04			-6.0	6.0	± 2	LSB

4.5 Methods of inspection. Methods of inspection shall be specified and as follows.

4.5.1 Voltage and current. All voltage values given are referenced to the microcircuit ground terminals. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 Packaging requirements. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD personnel, these personnel need to contact the responsible packaging activity to ascertain requisite packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Department of Defense Agency, or within the Military Department's System Command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

- a. Title, number, and date of the specification.
- b. PIN and compliance identifier, if applicable (see 1.2).
- c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- d. Requirements for certificate of compliance, if applicable.
- e. Requirements for notification of change of product or process to acquiring activity in addition to notification of the qualifying activity, if applicable.
- f. Requirements for failure analysis (including required test condition of MIL-STD-883, method 5003), corrective action and reporting of results, if applicable.
- g. Requirements for product assurance options.
- h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements should not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
- i. Requirements for "JAN" marking.
- j. Packaging requirements (see 5.1).

6.3 Superseding information. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

6.4 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

Bipolar mode:	The D/A converter operation mode that provides both positive and negative output voltage or currents in response to an offset binary input code.
Bipolar gain:	The ratio of the output voltage change to the input code change in the bipolar mode. In this specification, it is measured as the output voltage change between the input codes of zero and full-scale.
Bipolar gain error (B_{PAE}):	The difference between the actual static gain and the ideal static gain in the bipolar mode. It is measured between zero and full-scale and therefore expressed as a percent of full-scale range.
Bipolar offset error (B_{POE}):	The difference between the actual and the ideal output voltage with the device operating in the bipolar mode and the digital inputs at zero. It is expressed in LSB units.
Bipolar offset drift (dB_{POE}/dt):	The change of the bipolar offset with temperature with the device operating in the bipolar voltage output mode. It is expressed in LSB/°C.
Bipolar zero error (B_{ZE}):	The difference between the actual and the ideal (0 volts) output with the device operating in the bipolar mode and with the input digital code at 1000 0000 0000. It is expressed in LSB units.
Bipolar zero drift (dB_{ZE}/dt):	The change of the bipolar zero error with temperature with the device operating in the bipolar voltage output mode. It is expressed in LSB/°C.
Differential linearity error:	The difference between the actual separation of two adjacent output levels and the ideal separation of one LSB. It is expressed in LSB.
Full-scale current (I_{FS}):	The total current output of the device with all digital inputs at logic 1. It is expressed in mA.
Full-scale output voltage range (V_{FSR}):	The output voltage change between the input codes of all zeros to all ones plus the voltage equivalent to one additional LSB.
Gain:	The ratio of the output voltage change to an input code change with the device operating in the unipolar mode. In this specification it is measured between the codes of zero to full-scale.
Gain drift:	The change of gain with temperature. It is expressed in PPM/°C.
Gain error:	The difference between the actual static gain and the ideal static gain. It is expressed as a percent of the ideal.
Least significant bit (LSB):	That bit of a digital code word that causes the least change to the output level. When the LSB changes state, the ideal output level changes by the value of the full-scale range divided by 4096.

Major carry (MC):	A major carry (transition) is the output level change corresponding to the input transition between the digital code word defined by turning one bit on and all other bits off and the preceding adjacent digital code word. There are "N" such transitions for an N-bit converter.
Major carry error (MCE):	The differential linearity error between the output levels corresponding to the digital code word defined by turning one bit on and all other bits off and the preceding adjacent digital code word. It is expressed in LSB.
Monotonicity:	A DAC transfer function is monotonic if the ratio of the incremental change in the input does not change sign over the entire full-scale output range.
Most significant bit (MSB):	That bit of the digital code word that causes the most change to the output level. When the MSB changes state, the output level changes by one-half of the full-scale output range.
Offset:	The output voltage for an input code of all zeros.
Offset binary code:	The natural binary code representing the full-scale range but offset by one-half of the full-scale range. Offset binary code represents analog values between minus full-scale at all zeros, to plus full-scale for all ones, with the MSB turned on at analog zero.
Output compliance voltage range:	The range of output voltages over which a current output DAC can operate within a specified error band.
Power supply sensitivity at full-scale (P_{SS}):	The change in the full-scale output level with a change in the power supply voltage. It is generally expressed in mV/%.
Resolution:	The smallest ideal increment between two adjacent output levels over the full-scale range of the converter.
Settling time:	The elapsed time from the application of a full-scale step input to the DAC to the time when the output has entered and remained within a $\frac{1}{2}$ LSB error band around its final value.
End-point linearity error:	The difference between the actual output level and the ideal output level for the same digital code word input after any rotation or translation to make the actual and the ideal zero and full-scale end-points coincide.
Unipolar mode:	The converter operation mode that includes output voltages or currents of one polarity only.
Zero scale current (I_{zs}):	The output current with the device operating in the unipolar current output mode and with the digital inputs at zero. It is expressed in LSB.

6.6 Logistic support. Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer length leads and lead forming should not affect the part number.

6.7 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

<u>Military device type</u>	<u>Generic-industry type</u>
01	562
02	563
03	565
04	566

6.8 Changes from previous issue. Marginal notations are not used in this revision to identify changes with respect to the previous issue, due to the extensiveness of the changes.

Custodians:

Army – CR
Navy - EC
Air Force - 11
NASA – NA
DLA – CC

Preparing activity:

DLA - CC
Project 5962-2052

Review activities:

Army – MI, SM
Navy – AS, CG, MC, SH, TD
Air Force – 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at www.dodssp.daps.mil.